DataSheet.jp

MSM66P507 の電気的特性と機能

MSM66P507のメーカーはOKI electronic componetsです、この部品の機能は「OLMS-66K Series 16-Bit Microcontroller」です。


製品の詳細 ( Datasheet PDF )

部品番号
MSM66P507
部品説明
OLMS-66K Series 16-Bit Microcontroller
メーカ
OKI electronic componets
ロゴ

OKI electronic componets ロゴ 




このページの下部にプレビューとMSM66P507ダウンロード(pdfファイル)リンクがあります。


Total 24 pages
scroll

No Preview Available !

MSM66P507 Datasheet, MSM66P507 PDF,ピン配置, 機能
E2E1028-27-Y5
¡¡ SemicondSucetormiconductor
MSM66507/66P507
OLMS-66K Series 16-Bit Microcontroller
ThisMveSrMsio6n6:50Ja7n/6. 619P95807
Previous version: Nov. 1996
GENERAL DESCRIPTION
The MSM66507/66P507 is a high-performance 16-bit microcontroller that employs OKI
original nX-8/500 CPU core.
The MSM66507/66P507 includes a 16-bit CPU, ROM, RAM, a 10-bit A/D converter, serial ports,
flexible timers, a pulse-width modulator (PWM), and I/O ports.
FEATURES
• Program memory space
: 64K bytes
Internal ROM
: 48K bytes
• Data memory space
: 64K bytes
Internal RAM
: 1.5K bytes
• High-speed execution
Minimum instruction execution time : 167ns (@24MHz)
• Powerful instruction set
: Instruction set superior in orthogonal matrix
8/16-bit data transfer instructions
8/16-bit arithmetic instructions
Multiplication and division operation instructions
Bit manipulation instructions
Bit logic operation instructions
ROM table reference instructions
• Abundant addressing modes
: Register addressing
Page addressing
Pointing register indirect addressing
Stack addressing
Immediate value addressing
• I/O port
Analog input port
: 1 port ¥ 10 bits
Input-output port
: 7 ports ¥ 8 bits, 1 port ¥ 3 bits
(Each bit can be assigned to input or output.)
• Flexible timers
Free run counters
: 19-bit ¥ 1, 16-bit ¥ 1
19-bit CAP with a divider
:4
16-bit double buffer RTO
:4
16-bit RTO/PWM
:2
16-bit CAP/RTO
:2
• 8-bit general timer
:1
8-bit event counter
:1
• 16-bit PWM
:4
Input clock divider
:2
• Serial ports
UART mode with BRG
:1
Synchronous/UART switchable mode
with BRG
:1
• 10-bit A/D converter
: 10 channels
1/24

1 Page





MSM66P507 pdf, ピン配列
P2.0/RTO4
P2.5/RTO9
P2.6/FTM10
P3.0/FTM11A
P3.1/FTM11B
P3.3/FTM11D
P3.4/CAP0
P3.7/CAP3
P6.2/RXD1
P6.3/TXD1
P6.4/RXC1
P6.5/TXC1
P6.6/RXD0
P6.7/TXD0
P7.4/PWM0
P7.7/PWM3
AVDD
VREF
AGND
AI0
AI9
P4.0/ETMCK
P4.1/ECTCK
P4.2/TRNS0
P4.7/TRNS5
P6.0/INT0
P6.1/INT1
NMI
P7.3/CLKOUT
FLEXIBLE
TIMER
SERIAL
PORT
PWM
A/D
CONVERTER
EVENT
TIMER
TRANSITION
DETECTOR
INTERRUPT
PERIPHERAL
WDT
CONTROL
REGISTERS
SSP
LRB
CPU CORE
PSW
PC
MEMORY
CONTROL
POINTING R.
LOCAL R.
ALU
ALU CONTROL
ACC, etc.
INSTRUCTION
DECODER
RAM
1.5K BYTES
ROM
48K BYTES
SYSTEM CONTROL
PORT
CONTROL
EA
ALE
PSEN
RD/P7.1
WR/P7.0
WAIT/P7.2
AD0/P0.0
AD7/P0.7
A8/P1.0
A15/P1.7


3Pages


MSM66P507 電子部品, 半導体
¡ Semiconductor
MSM66507/66P507
PIN DESCRIPTION (Continued)
Symbol
ALE
PSEN
OE
Type
O
O
I
Description
Timing pulse output pin to latch the lower 8 bits of the address output from port
0 when the CPU accesses the external memory
Strobe pulse output pin to fetch to external program memory
Normally, when P0, P1, and P7.4-P7.7 are in an output state and the OE pin is
"H" level, the ports go to a high impedance state. When OE pin is "L" level,
the ports output "H" or "L" level. However, when P0, P1, and P7.4-P7.7 are in
an input state, these ports are not under the influence of OE pin.
NMI I Nonmaskable interrupt request input pin
RES
RESET input pin
I
Low-active reset input pin
EA
Normally set to "H" level. If set to "L" level, the program memory goes to external
I access mode and accesses external program memory.
VDD I Power supply pin
GND I Ground pin
6/24

6 Page

合計 : 24 ページ
PDF ダウンロード

[ MSM66P507 データシート.PDF ]

データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。

scroll


部品番号部品説明メーカ
MSM66P507

OLMS-66K Series 16-Bit Microcontroller

OKI electronic componets
OKI electronic componets
MSM66P509

OLMS-66K Series 16-Bit Microcontroller

OKI electronic componets
OKI electronic componets

www.DataSheet.jp     

|     2020   |  メール    |

    最新        |     Sitemap