XRT83L30 データシート PDFこの部品の機能は「Single-channel T1/e1/j1 Lh/sh Transceiver」です。 |
検索結果を表示する |
部品番号 |
XRT83L30 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER www.Datasheet.jp áç MAY 2003 PRELIMINARY XRT83L30 REV. P1.3.0 SINGLE-CHANNEL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR GENERAL DESCRIPTION The XRT83L30 is a fully Exar Corporation |
文字列「 XRT83L30 」「 83L30 」で始まる検索結果です。 |
部品説明 |
AD8330 Variable Gain Amplifier Data Sheet FEATURES Fully differential signal path, also used with single-sided signals Inputs from 0.3 mV to 1 V rms, rail-to-rail outputs Differential RIN = 1 kΩ; ROUT (each output) 75 Ω Automatic offset compensation (optional) Linear-in-dB and linear-in-magnitude gain mode Analog Devices |
ADS8330 Low-Power 16-Bit 1-MHz Single/Dual Unipolar Input ADCs w/ Serial Interface (Rev. C) Texas Instruments |
CN8330 DS3/E3 Framer CN8330 DS3/E3 Framer with 52 Mbps HDLC Controller The CN8330 is an integral DS3/E3 framer designed to support the transmission formats defined by ANSI T1.107-1988, T1.107a-1989, T1.404, and ITU-T G.751 standards. All maintenance features required by Bellcore Conexant Systems |
FST8330SL 80 Amp Rectifier 20 to 45 Volts Schottky Barrier Micro Commercial Components |
GS8330DW36 (GS8330DW36/72) 36M Double Late Write SRAM Preliminary GS8330DW36/72C-250/200 209-Bump BGA Commercial Temp Industrial Temp 36Mb Σ1x1Dp CMOS I/O Double Late Write SigmaRAM™ 200 MHz–250 MHz 1.8 V VDD 1.8 V I/O Features • Double Late Write mode, Pipelined Read mode • JEDEC-standard SigmaRAM™ pinout and package GSI Technology |
GS8330DW72 (GS8330DW36/72) 36M Double Late Write SRAM Preliminary GS8330DW36/72C-250/200 209-Bump BGA Commercial Temp Industrial Temp 36Mb Σ1x1Dp CMOS I/O Double Late Write SigmaRAM™ 200 MHz–250 MHz 1.8 V VDD 1.8 V I/O Features • Double Late Write mode, Pipelined Read mode • JEDEC-standard SigmaRAM™ pinout and package GSI Technology |
当社のサイトでは、半導体やセンサーからモーター、電源に至るまで、さまざまな製品のデータシートを簡単に検索してダウンロードできる集中型プラットフォームを提供しています。 |