|
|
Datasheet PLL520-89 Equivalent ( PDF ) |
| N.º | Número de pieza | Descripción | Fabricantes | Category |
| 1 | PLL520-89 | Low Phase Noise VCXO Preliminary
PLL520-88/-89
Low Phase Noise VCXO (9.5-65MHz)
PIN CONFIGURATION
FEATURES
• • • • • • • 19MHz to 65MHz fundamental crystal input. Output range: 9.5MHz – 65MHz Complementary outputs: PECL or LVDS output. Selectable OE Logic (enable high or enable low |  PhaseLink Corporation | data |
PLL Datasheet ( Hoja de datos ) - resultados coincidentes |
| N.º | Número de pieza | Descripción | Fabricantes | Catagory |
| 1 | PLL0210A | PHASE LOCKED LOOP (
D a t a S h e e t
:
w w w . D a t a S h e e t 4 U . c o m
)
PLL0210A
9939 Via Pasar • San Diego, CA 92126 TEL (858) 621-2700 FAX (858) 621-2722
PHASE LOCKED LOOP
Rev A2
PHASE NOISE (1 Hz BW, typical)
FEATURES • Frequency Range: 200 - 230 MHz • Step Size: 100 KHz • PLL - Style Packa  Z-Communications data | | |
| 2 | PLL0930A | PHASE LOCKED LOOP (
D a t a S h e e t
:
w w w . D a t a S h e e t 4 U . c o m
)
PLL0930A
9939 Via Pasar • San Diego, CA 92126 TEL (858) 621-2700 FAX (858) 621-2722
PHASE LOCKED LOOP
Rev A2
PHASE NOISE (1 Hz BW, typical)
FEATURES • Frequency Range: 900 - 960 MHz • Step Size: 100 KHz • PLL - Style Packa Z-Communications data | | |
| 3 | PLL1000A | PHASE LOCKED LOOP PLL1000A
9939 Via Pasar • San Diego, CA 92126 TEL (858) 621-2700 FAX (858) 621-2722
PHASE LOCKED LOOP
Rev A
PHASE NOISE (1 Hz BW, typical)
FEATURES • Frequency Range: 988 - 1028 MHz • Step Size: 1000 KHz • PLL - Style Package APPLICATIONS • Basestations • Mobile R Z-Communications data | | |
| 4 | PLL102-03 | Low Skew Output Buffer PLL102-03
Low Skew Output Buffer
FEATURES
Frequency range 75 ~ 180MHz. Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to the outputs (up to 100kHz SST modulation). • Zero input - output delay. • Less than 700 ps device - device skew. • Less than 250 PhaseLink Corporation buffer | | |
| 5 | PLL102-04 | Low Skew Output Buffer PLL102-04
Low Skew Output Buffer
FEATURES
Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to the outputs (up to 100kHz SST modulation). • Zero input - output delay. • Less than 700 ps device - device skew. • Less than 250 PhaseLink Corporation buffer | | |
| 6 | PLL102-05 | Low Skew Output Buffer PLL102-05
Low Skew Output Buffer
FEATURES
Frequency range 25 ~ 60MHz. Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to the outputs (up to 100kHz SST modulation). • Zero input - output delay. • Less than 700 ps device - device skew. • Less than 250 PhaseLink Corporation buffer | | |
| 7 | PLL102-10 | Low Skew Output Buffer PLL102-10
Low Skew Output Buffer
FEATURES
Frequency range 50 ~ 120MHz. Internal phase locked loop will allow spread spectrum modulation on reference clock to pass to outputs. • Zero input - output delay. • Less than 700 ps device - device skew. • Less than 250 ps skew between outputs. www.Data PhaseLink Corporation buffer | |
| Esta página es del resultado de búsqueda del PLL520-89. Si pulsa el resultado de búsqueda de PLL520-89 se puede ver detalladamente sobre la hoja de datos, el circuito y la disposición de pin. |
nuevas actualizaciones
| Número de pieza | Descripción | Fabricantes | |
| SPS122 | Modern EU gaming Machines require increased +12V current to accommodate the latest gaming peripherals. DC Converters have been engineered with Sanken’s latest technology to efficiently convert redundant power from our lamp gaming PSU and provide additional +12V capacity at the point of use. |
 Sanken |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Sitemap |