|
|
PDF ADG5412BF Data sheet ( Hoja de datos )
| Número de pieza | ADG5412BF | |
| Descripción | Quad SPST Switches | |
| Fabricantes | Analog Devices | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ADG5412BF (archivo pdf) en la parte inferior de esta página. Total 28 Páginas | ||
|
No Preview Available !
Data Sheet
Bidirectional Fault Protection and
Detection, 10 Ω RON, Quad SPST Switches
ADG5412BF/ADG5413BF
FEATURES
Overvoltage protection up to −55 V and +55 V
Power-off protection up to −55 V and +55 V
Overvoltage detection on source and drain pins
Low on resistance: 10 Ω
On-resistance flatness of 0.5 Ω
3 kV human body model (HBM) ESD rating
Latch-up immune under any circumstance
Known state without digital inputs present
VSS to VDD analog signal range
±5 V to ±22 V dual-supply operation
8 V to 44 V single-supply operation
Fully specified at ±15 V, ±20 V, +12 V, and +36 V
APPLICATIONS
Analog input/output modules
Process control/distributed control systems
Data acquisition
Instrumentation
Avionics
Automatic test equipment
Communication systems
Relay replacement
GENERAL DESCRIPTION
The ADG5412BF and ADG5413BF contain four independently
controlled single-pole/single-throw (SPST) switches. The
ADG5412BF has four switches that turn on with Logic 1 inputs.
The ADG5413BF has two switches that turn on and two switches
that turn off with Logic 1 inputs. Each switch conducts equally
well in both directions when on, and each switch has an input
signal range that extends to the supplies. The digital inputs are
compatible with 3 V logic inputs over the full operating supply
range.
When no power supplies are present, the switch remains in the
off condition, and the switch inputs are high impedance. Under
normal operating conditions, if the analog input signal levels on
any switch pin exceed VDD or VSS by a threshold voltage, VT, the
switch turns off. Input signal levels up to +55 V and −55 V relative
to ground are blocked, in both the powered and unpowered
condition.
FUNCTIONAL BLOCK DIAGRAMS
ADG5412BF
S1 D1
S2 D2
S3 D3
S4 D4
FAULT
DETECTION
+ SWITCH
DRIVER
FF
IN1 IN2 IN3 IN4
NOTES
1. SWITCHES SHOWN FOR A LOGIC 1 INPUT.
Figure 1. ADG5412BF
ADG5413BF
S1 D1
S2 D2
S3 D3
S4 D4
FAULT
DETECTION
+ SWITCH
DRIVER
FF
IN1 IN2 IN3 IN4
NOTES
1. SWITCHES SHOWN FOR A LOGIC 1 INPUT.
Figure 2. ADG5413BF
The low on resistance of these switches, combined with on-
resistance flatness over a significant portion of the signal range
make them an ideal solution for data acquisition and gain switching
applications where excellent linearity and low distortion are critical.
PRODUCT HIGHLIGHTS
1. Switch pins are protected against voltages greater than the
supply rails, up to −55 V and +55 V.
2. Switch pins are protected against voltages between −55 V
and +55 V, in an unpowered state.
3. Overvoltage detection with digital output indicates
operating state of switches.
4. Trench isolation guards against latch-up.
5. Optimized for low on resistance and on-resistance flatness.
6. The ADG5412BF/ADG5413BF can be operated from a
dual-supply of ±5 V up to ±22 V or a single power supply
of 8 V up to 44 V.
Rev. B
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2014–2016 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
1 page  
Data Sheet
ADG5412BF/ADG5413BF
±20 V DUAL-SUPPLY
VDD = 20 V ± 10%, VSS = −20 V ± 10%, GND = 0 V, CDECOUPLING = 0.1 μF, unless otherwise noted.
Table 2.
Parameter
ANALOG SWITCH
−40°C to −40°C to
+25°C +85°C
+125°C
Unit
Analog Signal Range
On Resistance, RON
On-Resistance Match Between Channels, ∆RON
On-Resistance Flatness, RFLAT(ON)
Threshold Voltage, VT
LEAKAGE CURRENTS
Source Off Leakage, IS (Off )
Drain Off Leakage, ID (Off )
Channel On Leakage, ID (On), IS (On)
FAULT
Input Leakage Current, IS or ID
With Overvoltage
10
11.5
9.5
11
0.05
0.35
0.05
0.35
1.0
1.4
0.1
0.4
0.7
±0.1
±1.5
±0.1
±1.5
±0.3
±2.0
14.5
14
0.5
0.5
1.5
0.5
±5.5
±5.5
±2.5
VDD to VSS
16.5
16.5
0.5
0.5
1.5
0.5
V
Ω typ
Ω max
Ω typ
Ω max
Ω typ
Ω max
Ω typ
Ω max
Ω typ
Ω max
Ω typ
Ω max
V typ
nA typ
±24 nA max
nA typ
±20 nA max
nA typ
±5.5 nA max
±78 μA typ
Power Supplies Grounded or Floating
±40 μA typ
Output Leakage Current, IS or ID
With Overvoltage
Power Supplies Grounded
Power Supplies Floating
DIGITAL INPUTS
Input Voltage
High, VINH
Low, VINL
Input Current, IINL or IINH
Digital Input Capacitance, CIN
±0.4
±1.0 ±1.0
±10
±30 ±50
±10 ±10
±1.0
±100
±10
μA typ
μA max
nA typ
nA max
μA typ
2.0 V min
0.8 V max
0.7 μA typ
1.2 μA max
5.0 pF typ
Test Conditions/Comments
VDD = 18 V, VSS = −18 V, see
Figure 32
VS = ±15 V, IS = −10 mA
VS = ±13.5 V, IS = −10 mA
VS = ±15 V, IS = −10 mA
VS = ±13.5 V, IS = −10 mA
VS = ±15 V, IS = −10 mA
VS = ±13.5 V, IS = −10 mA
See Figure 28
VDD = 22 V, VSS = −22 V
VS = ±15 V, VD = ∓15 V, see Figure 33
VS = ±15 V, VD = ∓15 V, see Figure 33
VS = VD = ±15 V, see Figure 34
VDD = 22 V, VSS = −22 V, GND = 0 V,
VS or VD = ±55 V, see Figure 37
VDD = 0 V or floating, VSS = 0 V or
floating, GND = 0 V, INx = 0 V or
floating, VS or VD = ±55 V, see
Figure 38
VDD = +22 V, VSS = −22 V, GND = 0 V,
VS or VD = ±55 V, see Figure 37
VDD = 0 V, VSS = 0 V, GND = 0 V, VS or
VD = ±55 V, INx = 0 V, see Figure 38
VDD = floating, VSS = floating, GND
= 0 V, VS or VD = ±55 V, INx = 0 V,
see Figure 38
VIN = VGND or VDD
Rev. B | Page 5 of 28
5 Page 
Data Sheet
CONTINUOUS CURRENT PER CHANNEL, Sx OR Dx
Table 5.
Parameter
16-LEAD TSSOP
θJA = 112.6°C/W
16-LEAD LFCSP
θJA = 30.4°C/W
25°C
83
64
152
118
85°C
59
48
99
80
125°C
39
29
61
52
Unit
mA max
mA max
mA max
mA max
ADG5412BF/ADG5413BF
Test Conditions/Comments
VS = VSS + 4.5 V to VDD − 4.5 V
VS = VSS to VDD
VS = VSS + 4.5 V to VDD − 4.5 V
VS = VSS to VDD
Rev. B | Page 11 of 28
11 Page | ||
| Páginas | Total 28 Páginas | |
| PDF Descargar | [ Datasheet ADG5412BF.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ADG5412BF | Quad SPST Switches | Analog Devices |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |