|
|
PDF ISL6722A Data sheet ( Hoja de datos )
| Número de pieza | ISL6722A | |
| Descripción | Flexible Single Ended Current Mode PWM Controllers | |
| Fabricantes | Intersil | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ISL6722A (archivo pdf) en la parte inferior de esta página. Total 26 Páginas | ||
|
No Preview Available !
Data Sheet
ISL6722A, ISL6723A
September 29, 2015
FN9237.2
Flexible Single Ended Current Mode PWM
Controllers
The ISL6722A and the ISL6723A are low power,
single-ended pulse width modulating (PWM) current mode
controllers designed for a wide range of DC/DC conversion
applications including boost, flyback, and isolated output
configurations. Similar to, and pin compatible with the
ISL6721, the ISL6722A and ISL6723A offer a modified
feature set. The ISL6722A replaces external synchronization
with a low power SLEEP feature that reduces standby
current to under 200µA. The ISL6723A changes the supply
voltage UVLO threshold to 13V. Additionally, the internal
over temperature protection has been removed in both
controllers. Other features remain the same and include a
low power mode during overvoltage and overcurrent
shutdown faults where the supply current drops to 200µA.
An internal 300ms delay timer prevents rapid “hiccup”
behavior when a shutdown fault does occur.
This advanced BiCMOS design features low operating
current, adjustable operating frequency up to 1MHz, and
adjustable soft-start.
Applications
• Telecom and Datacom Power
• Wireless Base Station Power
• File Server Power
• Industrial Power Systems
• Isolated Buck and Flyback Regulators
• Boost Regulators
Features
• 1A MOSFET Gate Driver
• 100µA Start-up Current
• Fast Transient Response with Peak Current Mode Control
• Adjustable Switching Frequency up to 1MHz
• Low Power Sleep Mode (ISL6722A)
• Low Power Shutdown Mode
• Delayed Restart from OV and OC Shutdown Faults
• Adjustable Slope Compensation
• Adjustable Soft-Start
• Adjustable Overcurrent Shutdown Delay
• Adjustable UV and OV Monitors
• Leading Edge Blanking
• 1% Tolerance Voltage Reference
• Pb-Free Plus Anneal Available (RoHS Compliant)
Pinouts
ISL6722A, ISL6723A (16 LD SOIC, TSSOP)
GATE 1
ISENSE 2
SYNC/SLEEP 3
SLOPE 4
UV 5
OV 6
RTCT 7
ISET 8
16 VC
15 PGND
14 VCC
13 VREF
12 LGND
11 SS
10 COMP
9 FB
ISL6722A (16 LD QFN)
16 15 14 13
SYNC/SLEEP 1
SLOPE 2
UV 3
OV 4
12 VCC
11 VREF
10 LGND
9 SS
5678
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas LLC. 2005, 2007, 2015. All Rights Reserved.
All other trademarks mentioned are the property of their respective owners.
1 page  
Typical Application - 48V Input Dual Output Flyback, 3.3V @ 2.5A, 1.8V @ 1.0A
SP1 SP2
VIN+ P9
36V TO 75V
C1
VIN-
R1
R2
SLEEP
R5
R6
Q3
VR1
R24
C2
C18
CR6
C3 TP1
Q1
T1
ISOLATION
XFMR
CR5
R21
C21 + C15
C5 CR2
CR4
C19 +
C17
C22
+
C20
R16 R17
C6 R19
U2
C14
+3.3V
C16
+1.8V
RETURN
R18
R4 R3
R23
R25
Q2 C4
D1
TP3
TP5
D2
R22
TP2
U4
GATE
ISENSE
SLEEP
SLOPE
UV
OV
RTCT
ISET
VC
PGND
VCC
VREF
LGND
SS
COMP
VFB
R8
R10
C7 C8
R7 R11 R12
R9
R15 C13
U3
R20
R26
R27
C9
R13
R14
TP4
C12
C11
C10
5 Page 
ISL6722A, ISL6723A
VCC to LGND with a ceramic capacitor as close to the VCC
and LGND pins as possible.
The total supply current (IC plus ICC) will be higher,
depending on the load applied to GATE. Total current is the
sum of the quiescent current and the average gate current.
Knowing the operating frequency, fsw, and the MOSFET
gate charge, Qg, the average GATE output current can be
calculated from Equation 5:
Igate = Qg fsw
A
(EQ. 5)
VREF - The 5.00V reference voltage output. Bypass to
LGND with a 0.01µF or larger capacitor to filter this output as
needed. Using capacitance less than this value may result in
unstable operation.
SS - Connect the soft-start capacitor between this pin and
LGND to control the duration of soft-start. The value of the
capacitor determines both the rate of increase of the duty
cycle during start up, and also controls the overcurrent
shutdown delay.
ISET - A DC voltage between 0.35V and 1.2V applied to this
input sets the pulse-by-pulse overcurrent threshold. When
overcurrent inception occurs, the SS capacitor begins to
discharge and starts the overcurrent delayed shutdown
cycle.
Functional Description
Features
The ISL6722A and ISL6723A current mode PWMs make an
ideal choice for low-cost flyback and forward topology
applications requiring enhanced control and supervisory
capability. With adjustable over and undervoltage thresholds,
overcurrent threshold, and hiccup delay, a highly flexible
design with minimal external components is possible. Other
features include peak current mode control, adjustable soft-
start, slope compensation, adjustable oscillator frequency,
and a low power sleep mode.
Oscillator
The ISL6722A and ISL6723A have a sawtooth oscillator with
a programmable frequency range to 1MHz, which can be
programmed with a resistor and capacitor on the RTCT pin.
(Please refer to Figure 4 for the resistance and capacitance
required for a given frequency.)
Implementing Synchronization (ISL6723A)
The oscillator can be synchronized to an external clock
applied at the SYNC pin or by connecting the SYNC pins of
multiple ICs together. If an external master clock signal is
used, it must be at least 65% of the free running frequency of
the oscillator for proper synchronization. The external
master clock signal should have a pulse width greater than
20ns. If no master clock is used, the first device to assert
SYNC assumes control of the SYNC signal. An external
SYNC pulse is ignored if it occurs during the first 1/3 of the
switching cycle.
During normal operation the RTCT voltage charges from
1.5V to 3.0V and back during each cycle. Clock and SYNC
signals are generated when the 3.0V threshold is reached. If
an external clock signal is detected during the latter 2/3 of
the charging cycle, the oscillator switches to external
synchronization mode and relies upon the external SYNC
signal to terminate the oscillator cycle. The generation of a
SYNC signal is inhibited in this mode. If the RTCT voltage
exceeds 4.0V (i.e. no external SYNC signal terminates the
cycle), the oscillator reverts to the internal clock mode and a
SYNC signal is generated.
Soft-Start Operation
The ISL6722A and ISL6723A feature a soft-start using an
external capacitor in conjunction with an internal current
source. Soft-start is used to reduce voltage stresses and
surge currents during start up.
Upon start up, the soft-start circuitry clamps the error
amplifier output (COMP pin) to a value proportional to the
soft-start voltage. The error amplifier output rises as the
soft-start capacitor voltage rises. This has the effect of
increasing the output pulse width from zero to the steady
state operating duty cycle during the soft-start period. When
the soft-start voltage exceeds the error amplifier voltage,
soft-start is completed. Soft-start forces a controlled output
voltage rise. Soft-start occurs during start-up and after
recovery from a fault condition or overcurrent shutdown. The
soft-start voltage is clamped to 4.5V.
Gate Drive
The output of these controllers is capable of sourcing and
sinking 1A peak current. Separate collector supply (VC) and
power ground (PGnd) pins help isolate the IC’s analog
circuitry from the high power gate drive noise. To limit the
peak current through the IC, an external resistor may be
placed between the totem-pole output of the IC (GATE pin)
and the gate of the MOSFET. This small series resistor also
damps any oscillations caused by the resonant tank of the
parasitic inductances in the traces of the board and the
FET’s input capacitance.
Slope Compensation
For applications where the maximum duty cycle is less than
50%, slope compensation may be used to improve noise
immunity, particularly at lighter loads. The amount of slope
compensation required for noise immunity is determined
empirically, but is generally about 10% of the full scale
current feedback signal. For applications where the duty
cycle is greater than 50%, slope compensation is required to
prevent instability. Slope compensation is a technique in
which the current feedback signal is modified by adding
additional slope to it.
11 FN9237.2
September 29, 2015
11 Page | ||
| Páginas | Total 26 Páginas | |
| PDF Descargar | [ Datasheet ISL6722A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ISL6722A | Flexible Single Ended Current Mode PWM Controllers | Intersil |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |