DataSheet.jp

DA14580 の電気的特性と機能

DA14580のメーカーはDialog Semiconductorです、この部品の機能は「Low Power Bluetooth Smart SoC」です。


製品の詳細 ( Datasheet PDF )

部品番号 DA14580
部品説明 Low Power Bluetooth Smart SoC
メーカ Dialog Semiconductor
ロゴ Dialog Semiconductor ロゴ 




このページの下部にプレビューとDA14580ダウンロード(pdfファイル)リンクがあります。

Total 30 pages

No Preview Available !

DA14580 Datasheet, DA14580 PDF,ピン配置, 機能
DA14580
Low Power Bluetooth Smart 4.2 SoC
FINAL
General description
84 kB ROM
The DA14580 integrated circuit has a fully integrated
radio transceiver and baseband processor for Blue-
tooth® Smart. It can be used as a standalone applica-
tion processor or as a data pump in hosted systems.
8 kB Retention SRAM
Power management
Integrated Buck/Boost DC-DC converter
P0, P1, P2 and P3 ports with 3.3 V tolerance
Easy decoupling of only 4 supply pins
The DA14580 supports a flexible memory architecture
Supports coin (typ. 3.0 V) and alkaline (typ. 1.5 V)
for storing Bluetooth profiles and custom application
battery cells
code, which can be updated over the air (OTA). The
10-bit ADC for battery voltage measurement
qualified Bluetooth Smart protocol stack is stored in a
dedicated ROM. All software runs on the ARM® Cor-
tex®-M0 processor via a simple scheduler.
Digital controlled oscillators
16 MHz crystal (±20 ppm max) and RC oscillator
32 kHz crystal (±50 ppm, ±500 ppm max) and
The Bluetooth Smart firmware includes the L2CAP ser-
vice layer protocols, Security Manager (SM), Attribute
Protocol (ATT), the Generic Attribute Profile (GATT)
and the Generic Access Profile (GAP). All profiles pub-
lished by the Bluetooth SIG as well as custom profiles
are supported.
RCX oscillator
General purpose, Capture and Sleep timers
Digital interfaces
General purpose I/Os: 14 (WLCSP34 package),
24 (QFN40 package), 32 (QFN48 package)
2 UARTs with hardware flow control up to 1 MBd
SPI+™ interface
The transceiver interfaces directly to the antenna and
I2C bus at 100 kHz, 400 kHz
is fully compliant with the Bluetooth 4.2 standard.
3-axes capable Quadrature Decoder
The DA14580 has dedicated hardware for the Link
Layer implementation of Bluetooth Smart and interface
controllers for enhanced connectivity capabilities.
Analog interfaces
4-channel 10-bit ADC
Radio transceiver
Fully integrated 2.4 GHz CMOS transceiver
Features
Single wire antenna: no RF matching or RX/TX
switching required
Complies with Bluetooth V4.2, ETSI EN 300 328 and
Supply current at VBAT3V:
EN 300 440 Class 2 (Europe), FCC CFR47 Part 15
TX: 3.4 mA, RX: 3.7 mA (with ideal DC-DC)
(US) and ARIB STD-T66 (Japan)
0 dBm transmit output power
Processing power
-20 dBm output power in “Near Field Mode”
16 MHz 32 bit ARM Cortex-M0 with SWD inter-
-93 dBm receiver sensitivity
face Packages:
Dedicated Link Layer Processor
WLCSP 34 pins, 2.436 mm x 2.436 mm
AES-128 bit encryption Processor
QFN 40 pins, 5 mm x 5 mm
Memories
QFN 48 pins, 6 mm x 6 mm
32 kB One-Time-Programmable (OTP) memory
KGD (wafer, dice)
42 kB System SRAM
________________________________________________________________________________________________
System diagram
Datasheet
CFR0011-120-00-FM
Revision 3.3
1 of 155
08-Jun-2016
© 2014 Dialog Semiconductor

1 Page





DA14580 pdf, ピン配列
DA14580
Low Power Bluetooth Smart 4.2 SoC
1 Block diagram
FINAL
24 April 2012
ARM Cortex M0
CORE
SWD (JTAG)
System/
Exchange
RAM
42 KB
Ret. RAM
2 KB
Ret. RAM2
3 KB
Ret. RAM3
2 KB
Ret. RAM4
1 KB
OTP
32 KB
DMA
OTPC
ROM
84 KB
Datasheet
CFR0011-120-00-FM
XTAL
32.768 kHz
XTAL
16 MHz
BLE Core
DCDC
(BUCK/BOOST)
LDO
SYS
LDO
RET
LSLSDYLDYROSDOSFO
AES-128
LINK LAYER
HARDWARE
RC RC
16 MHz 32 kHz
RCX
POReset
Radio
Transceiver
SW TIMER
Timer 0
1xPWM
Timer 2
3xPWM
GPIO MULTIPLEXING
Figure 1: DA14580 block diagram
Revision 3.3
3 of 155
08-Jun-2016
© 2014 Dialog Semiconductor


3Pages


DA14580 電子部品, 半導体
DA14580
Low Power Bluetooth Smart 4.2 SoC
FINAL
Table 1: Pin Description
PIN NAME
TYPE
P3_0
P3_1
P3_2
P3_3
P3_4
P3_5
P3_6
P3_7
Debug interface
SWDIO/P1_5
DIO
DIO
DIO
DIO
DIO
DIO
DIO
DIO
DIO
Drive
(mA)
4.8
4.8
SW_CLK/
P1_4
DIO
Clocks
XTAL16Mp
AI
XTAL16Mm
AO
XTAL32kp
AI
XTAL32km
AO
Quadrature decoder
QD_CHA_X
DI
QD_CHB_X
DI
QD_CHA_Y
DI
QD_CHB_Y
DI
QD_CHA_Z
DI
QD_CHB_Z
DI
SPI bus interface
SPI_CLK
DO
SPI_DI
DI
SPI_DO
DO
SPI_EN
DI
I2C bus interface
SDA
DIO/DIOD
4.8
SCL DIO/DIOD
UART interface
UTX
URX
URTS
UCTS
UTX2
URX2
URTS2
DO
DI
DO
DI
DO
DI
DO
Reset
state
(Note )
I-PD
I-PD
I-PD
I-PD
I-PD
I-PD
I-PD
I-PD
DESCRIPTION
INPUT/OUTPUT with selectable pull up/down resistor. Pull-down
enabled during and after reset. General purpose I/O port bit or
alternate function nodes. Contain state retention mechanism dur-
ing power down.
NOTE: This port is only available on the QFN48 package.
I-PU
I-PD
INPUT/OUTPUT. JTAG Data input/output. Bidirectional data and
control communication. Can also be used as a GPIO
INPUT JTAG clock signal. Can also be used as a GPIO
INPUT. Crystal input for the 16 MHz XTAL
OUTPUT. Crystal output for the 16 MHz XTAL
INPUT. Crystal input for the 32.768 kHz XTAL
OUTPUT. Crystal output for the 32.768 kHz XTAL
INPUT. Channel A for the X axis. Mapped on Px ports
INPUT. Channel B for the X axis. Mapped on Px ports
INPUT. Channel A for the Y axis. Mapped on Px ports
INPUT. Channel B for the Y axis. Mapped on Px ports
INPUT. Channel A for the Z axis. Mapped on Px ports
INPUT. Channel B for the Z axis. Mapped on Px ports
INPUT/OUTPUT. SPI Clock. Mapped on Px ports
INPUT. SPI Data input. Mapped on Px ports
OUTPUT. SPI Data output. Mapped on Px ports
INPUT. SPI Clock enable (active LOW). Mapped on Px ports
INPUT/OUTPUT. I2C bus Data with open drain port. Mapped on
Px ports
INPUT/OUTPUT. I2C bus Clock with open drain port. In open
drain mode, SCL is monitored to support bit stretching by a
slave. Mapped on Px ports.
OUTPUT. UART transmit data. Mapped on Px ports
INPUT. UART receive data. Mapped on Px ports
OUTPUT. UART Request to Send. Mapped on Px ports
INPUT. UART Clear to Send. Mapped on Px ports
OUTPUT. UART 2 transmit data. Mapped on Px ports
INPUT. UART 2 receive data. Mapped on Px ports
OUTPUT. UART 2 Request to Send. Mapped on Px ports
Datasheet
CFR0011-120-00-FM
Revision 3.3
6 of 155
08-Jun-2016
© 2014 Dialog Semiconductor

6 Page



ページ 合計 : 30 ページ
 
PDF
ダウンロード
[ DA14580 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
DA14580

Low Power Bluetooth Smart SoC

Dialog Semiconductor
Dialog Semiconductor
DA14581

Low Power Bluetooth Smart SoC

Dialog Semiconductor
Dialog Semiconductor
DA14582

Low Power Bluetooth Smart SoC

Dialog Semiconductor
Dialog Semiconductor
DA14583

Low Power Bluetooth Smart SoC

Dialog Semiconductor
Dialog Semiconductor


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap