DataSheet.jp

ADV7481 の電気的特性と機能

ADV7481のメーカーはAnalog Devicesです、この部品の機能は「Integrated Video Decoder and Dual Mode HDMI/MHL Receiver」です。


製品の詳細 ( Datasheet PDF )

部品番号 ADV7481
部品説明 Integrated Video Decoder and Dual Mode HDMI/MHL Receiver
メーカ Analog Devices
ロゴ Analog Devices ロゴ 




このページの下部にプレビューとADV7481ダウンロード(pdfファイル)リンクがあります。

Total 22 pages

No Preview Available !

ADV7481 Datasheet, ADV7481 PDF,ピン配置, 機能
Data Sheet
Integrated Video Decoder and
Dual Mode HDMI/MHL Receiver
ADV7481
FEATURES
Analog input
Worldwide NTSC/PAL/SECAM color demodulation support
with autodetection
One 10-bit ADC, 4× oversampling for CVBS, Y/C, and YPbPr
8 analog video input channels with on-chip antialiasing filter
Fully differential, pseudo differential, and single-ended
CVBS video input support
STB diagnostics on differential video inputs
CVBS (composite), Y/C (S-Video), and YPbPr (component)
video input support
Fast switching capability between analog inputs
Adaptive contrast enhancement (ACE)
Excellent common-mode noise rejection capabilities
Rovi (Macrovision) copy protection detection
Up to 4 V common-mode input range solution
Vertical blanking interval (VBI) data slicer
Mobile High-Definition Link (MHL) capable receiver
High-bandwidth Digital Content Protection (HDCP)
authentication and decryption support
75 MHz maximum pixel clock frequency, allowing HDTV
formats up to 720p/1080i at 60 Hz
24 bits per pixel mode supported
HDCP repeater support, up to 25 KSVs supported
Adaptive TMDS equalizer
High-Definition Multimedia Interface (HDMI) capable
receiver
HDCP authentication and decryption support
162 MHz maximum pixel clock frequency, allowing HDTV
formats up to 1080p and display resolutions up to UXGA
(1600 × 1200 at 60 Hz)
HDCP repeater support, up to 25 KSVs supported
Integrated CEC controller, CEC 1.4 compatible
Adaptive TMDS equalizer
5 V detect and Hot Plug assert
Component video processor
Any-to-any 3 × 3 color space conversion (CSC) matrix
Contrast/brightness/hue/saturation video adjustment
Timing adjustments controls for horizontal sync
(HS)/vertical sync (VS)/data enable (DE) timing
Video mute function
Serial digital audio output interface
HDMI/MHL audio extraction support
Advanced audio muting feature
I2S-compatible, left justified, and right justified audio
output modes
8-channel TDM output mode available
2 Mobile Industry Processor Interface (MIPI) Camera Serial
Interface 2 (CSI-2) transmitters
4-lane transmitter with 4 lanes, 2 lanes, and 1 lane muxing
options for HDMI/MHL/SDP/digital input port sources
1-lane transmitter for standard definition processor (SDP)
sources
8-bit digital input/output port
General
2-wire serial microprocessor unit (MPU) interface (I2C
compatible)
−40°C to +85°C temperature grade
100-ball, 9 mm × 9 mm, RoHS-compliant CSP_BGA package
Qualified for automotive applications
APPLICATIONS
Portable devices
Automotive infotainment (head unit and rear seat
entertainment systems)
HDMI repeaters and video switches
FUNCTIONAL BLOCK DIAGRAM
RXCP/RXCN
RX0P/RX0N
RX1P/RX1N
RX2P/RX2N
DDC_SCL/
CD_PULLU P
DDC_SD A
HPD/CBUS
CD_SENSE
CEC
RX_5V/VBUS
VBUS_EN
LLC
P0 TO P7
AIN1 TO
AIN8
DIAG1 TO
DIAG4
MHL_SENSE
CBUS
DDC
HDMI/MHL
RECEIVER
CEC
HPD
EDID RAM
HDCP
8-BIT TTL
INPUT/OUTPUT
ADV7481
AUDIO
PROCESSOR
CP
CORE
AFE
SD
CORE
DIAGNOSTIC
SPI SLAVE
I2C SLAVE
INTERRUPTS
CONTROLLER
AUDIO OUTPUT
FORMATTER
4-LANE
MIPI CSI-2
TRANSMITTER
1-LANE
MIPI CSI-2
TRANSMITTER
SPI_MISO
SPI_MOSI
SPI_SCLK
SPI_CS
ALSB
SCLK
SDATA
INTRQ1 TO
INTRQ3
I2S_MCLK
I2S_LRCLK
I2S_SCLK
I2S_SDATA
CLKAP/CLKAN
DA0P/DA0N TO
DA3P/DA3N
CLKBP/CLKBN
DB0P/DB0N
Figure 1.
Rev. 0
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
©2014 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com

1 Page





ADV7481 pdf, ピン配列
Data Sheet
GENERAL DESCRIPTION
The ADV7481 is an integrated video decoder and combined
HDMI®/MHL® receiver. It is targeted at connectivity enabled
head units requiring a wired, uncompressed digital audio/video
link from smartphones and other consumer electronics devices
to support streaming and integration of cloud-based
multimedia content and applications into an automotive
infotainment system.
The ADV7481 MHL 2.1 capable receiver supports a maximum
pixel clock frequency of 75 MHz, allowing resolutions up to
720p/1080i at 60 Hz in 24-bit mode. The ADV7481 features a
link control bus (CBUS) that handles the link layer, translation
layer, CBUS electrical discovery, and display data channel
(DDC) commands. The implementation of the MHL sideband
channel (MSC) commands by the system processor can be
handled either by the I2C bus, or via a dedicated serial
peripheral interface (SPI) bus. A dedicated interrupt pin
(INTRQ3) is available to indicate that events related to CBUS
have occurred.
The ADV7481 also features an enable pin (VBUS_EN) to
dynamically enable or disable the output of a voltage regulator,
which provides a 5 V voltage bus (VBUS) signal to the MHL
source.
The ADV7481 HDMI capable receiver supports a maximum
pixel clock frequency of 162 MHz, allowing HDTV formats up
to 1080p, and display resolutions up to UXGA (1600 × 1200 at
60 Hz). The device integrates a consumer electronics control
(CEC) controller that supports the capability discovery and
control (CDC) feature. The HDMI input port has dedicated 5 V
detect and Hot Plug™ assert pins.
The HDMI/MHL receiver includes an adaptive transition
minimized differential signaling (TMDS) equalizer that ensures
robust operation of the interface with long cables.
The ADV7481 single receiver port is capable of accepting both
HDMI and MHL electrical signals. Automatic detection
between HDMI and MHL is achieved by using cable impedance
detection through the CD_SENSE pin.
The ADV7481 contains a component processor (CP) that
processes the video signals from the HDMI/MHL receiver. It
provides features such as contrast, brightness, and saturation
adjustments, as well as free run and timing adjustment controls
for HS/VS/DE timing.
The ADV7481 analog front end (AFE) comprises a single high
speed, 10-bit analog-to-digital converter (ADC) that digitizes
the analog video signal before applying it to the SDP.
The eight analog video inputs can accept single-ended, pseudo
differential, and fully differential composite video signals, as
ADV7481
well as S-Video and YPbPr video signals, supporting a wide
range of consumer and automotive video sources.
Short to battery (STB) events can be detected on differential
input video signals. STB protection is provided by ac coupling
the input video signals. The ADV7481, in combination with an
external resistor divider, provides a common-mode input range
of 4 V, enabling the removal of large signal common-mode
transients present on the video lines.
The automatic gain control (AGC) and clamp restore circuitry
allow an input video signal up to 1.0 V p-p at the analog video
input pins of the ADV7481. Alternatively, the AGC and clamp
restore circuitry can be bypassed for manual settings.
The SDP of the ADV7481 is capable of decoding a large
selection of analog baseband video signals in composite,
S-Video, and component formats. The SDP supports world-
wide NTSC, PAL, and SECAM standards.
The ADV7481 features an 8-bit digital input/output port,
supporting input and output video resolutions up to 720p/1080i
in both the 8-bit interleaved 4:2:2 SDR and DDR modes.
To enable glueless interfacing of these video input sources to the
latest generation of infotainment system on chips (SoCs), the
ADV7481 features two MIPI® CSI-2 transmitters. The four-lane
transmitter provides four data lanes, two data lanes, and one
data lane muxing options, and can be used to output video from
the HDMI receiver, the MHL receiver, the SDP, and the digital
input port. The single-lane transmitter can be used to output
video from the SDP only.
The ADV7481 offers a flexible audio output port for audio data
extracted from the MHL or HDMI streams. The HDMI/MHL
receiver has advanced audio functionality, such as a mute
controller that prevents audible extraneous noise in the audio
output. Additionally, the ADV7481 can be set to output time
division multiplexing (TDM) serial audio, which allows the
transmission of eight multiplexed serial audio channels on a
single audio output interface port.
The ADV7481 is programmed via a 2-wire, serial, bidirectional
port (I2C compatible).
Fabricated in an advanced CMOS process, the ADV7481 is
available in a 9 mm × 9 mm, RoHS-compliant, 100-ball
CSP_BGA package and is specified over the −40°C to +85°C
temperature range.
The ADV7481 is offered in automotive and industrial versions.
Rev. 0 | Page 3 of 22


3Pages


ADV7481 電子部品, 半導体
ADV7481
Parameter
HDMI/MHL Terminator Supply Current
Single-Ended CVBS Input
Fully Differential and Pseudo
Differential CVBS Input
Y/C Input
YPbPr Input
HDMI Input
MHL Input
8-Bit Digital Input
HDMI/MHL Comparator Supply Current
Single-Ended CVBS Input
Fully Differential and Pseudo
Differential CVBS Input
Y/C Input
YPbPr Input
HDMI Input
MHL Input
8-Bit Digital Input
PLL Supply Current
Single-Ended CVBS Input
Fully Differential and Pseudo
Differential CVBS Input
Y/C Input
YPbPr Input
HDMI Input
MHL Input
8-Bit Digital Input
MIPI Transmitters Supply Current
Single-Ended CVBS Input
Fully Differential and Pseudo
Differential CVBS Input
Y/C Input
YPbPr Input
HDMI Input
MHL Input
8-Bit Digital Input
Digital Input/Output Supply Current
Single-Ended CVBS Input
Fully Differential and Pseudo
Differential CVBS Input
Y/C Input
YPbPr Input
HDMI Input
MHL Input
8-Bit Digital Input
Analog Supply Current
Single-Ended CVBS Input
Fully Differential and Pseudo
Differential CVBS Input
Y/C Input
YPbPr Input
HDMI Input
MHL Input
8-Bit Digital Input
Symbol
ITVDD
ICVDD
IPVDD
IMVDD
IDVDDIO
IAVDD
Test Conditions/Comments
Rev. 0 | Page 6 of 22
Data Sheet
Min Typ
0.7
0.7
Max Unit
40 mA
mA
mA
0.7
0.7
35
24.4
0.7
92
0.1
0.1
mA
mA
mA
mA
mA
mA
mA
mA
0.1
0.1
63.9
55.9
0.1
52
37.5
37.5
mA
mA
mA
mA
mA
mA
mA
mA
37.7
37.7
29.2
29.3
27.9
77
23.3
23.3
mA
mA
mA
mA
mA
mA
mA
mA
23.2
23.2
45.7
38.5
38.1
78
0.2
0.2
mA
mA
mA
mA
mA
mA
mA
mA
0.2
0.2
3.6
0.6
0.2
93
51.9
70
mA
mA
mA
mA
mA
mA
mA
mA
63 mA
78.5 mA
0.1 mA
0.1 mA
0.1 mA

6 Page



ページ 合計 : 22 ページ
 
PDF
ダウンロード
[ ADV7481 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
ADV7480

Dual Mode HDMI/MHL Receiver

Analog Devices
Analog Devices
ADV7481

Integrated Video Decoder and Dual Mode HDMI/MHL Receiver

Analog Devices
Analog Devices
ADV7482

Integrated Video Decoder and HDMI Receiver

Analog Devices
Analog Devices


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap