DataSheet.jp

IS61WV25616EDBLL PDF Datasheet ( 特性, スペック, ピン接続図 )

部品番号 IS61WV25616EDBLL
部品説明 256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM
メーカ ISSI
ロゴ ISSI ロゴ 



Total 14 pages
		

No Preview Available !

IS61WV25616EDBLL Datasheet, IS61WV25616EDBLL PDF,ピン配置, 機能
IS61WV25616EDBLL
IS64WV25616EDBLL
256K x 16 HIGH SPEED ASYNCHRONOUS
CMOS STATIC RAM WITH ECC
OCTOBER 2011
FEATURES
• High-speed access time: 8, 10 ns
• Low Active Power: 85 mW (typical)
• Low Standby Power: 7 mW (typical)
CMOS standby
• Single power supply
— Vdd 2.4V to 3.6V (10 ns)
— Vdd 3.3V ± 10% (8 ns)
• Fully static operation: no clock or refresh
required
• Three state outputs
• Data control for upper and lower bytes
• Industrial and Automotive temperature support
• Lead-free available
• Error Detection and Error Correction
FUNCTIONAL BLOCK DIAGRAM
DESCRIPTION
The ISSI IS61/64WV25616EDBLL is a high-speed,
4,194,304-bit static RAMs organized as 262,144 words
by 16 bits. It is fabricated using ISSI's high-performance
CMOS technology. This highly reliable process coupled
with innovative circuit design techniques, yields high-
performance and low power consumption devices.
When CE is HIGH (deselected), the device assumes a
standby mode at which the power dissipation can be re-
duced down with CMOS input levels.
Easy memory expansion is provided by using Chip Enable
and Output Enable inputs, CE and OE. The active LOW
Write Enable (WE) controls both writing and reading of the
memory. A data byte allows Upper Byte (UB) and Lower
Byte (LB) access.
The IS61/64WV25616EDBLL is packaged in the JEDEC
standard 44-pin TSOP-II and 48-pin Mini BGA (6mm x
8mm).
A0-A17
Decoder
Memory
Lower IO
Array-
256Kx8
ECC
Array-
256K
x4
Memory
Upper IO
Array-
256Kx8
ECC
Array-
256K
x4
IO0-7
IO8-15
8 8 12 8
8
I/O Data
Circuit
8
ECC
12
ECC
48
Column I/O
4
/CE
/OE Control
/WE
/UB
Circuit
/LB
Copyright © 2011 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without
notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the lat-
est version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reason-
ably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications
unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev. A
09/29/2011
1

1 Page





ページ 合計 : 14 ページ
PDF
ダウンロード
[ IS61WV25616EDBLL.PDF ]

共有リンク

Link :

おすすめデータシート

部品番号部品説明メーカ
IS61WV25616EDBLL

256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM

ISSI
ISSI

www.DataSheet.jp    |   2019   |  メール    |   最新    |   Sitemap