DataSheet.jp

IS61WV25616EDBLL の電気的特性と機能

IS61WV25616EDBLLのメーカーはISSIです、この部品の機能は「256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM」です。


製品の詳細 ( Datasheet PDF )

部品番号 IS61WV25616EDBLL
部品説明 256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM
メーカ ISSI
ロゴ ISSI ロゴ 




このページの下部にプレビューとIS61WV25616EDBLLダウンロード(pdfファイル)リンクがあります。

Total 14 pages

No Preview Available !

IS61WV25616EDBLL Datasheet, IS61WV25616EDBLL PDF,ピン配置, 機能
IS61WV25616EDBLL
IS64WV25616EDBLL
256K x 16 HIGH SPEED ASYNCHRONOUS
CMOS STATIC RAM WITH ECC
OCTOBER 2011
FEATURES
• High-speed access time: 8, 10 ns
• Low Active Power: 85 mW (typical)
• Low Standby Power: 7 mW (typical)
CMOS standby
• Single power supply
— Vdd 2.4V to 3.6V (10 ns)
— Vdd 3.3V ± 10% (8 ns)
• Fully static operation: no clock or refresh
required
• Three state outputs
• Data control for upper and lower bytes
• Industrial and Automotive temperature support
• Lead-free available
• Error Detection and Error Correction
FUNCTIONAL BLOCK DIAGRAM
DESCRIPTION
The ISSI IS61/64WV25616EDBLL is a high-speed,
4,194,304-bit static RAMs organized as 262,144 words
by 16 bits. It is fabricated using ISSI's high-performance
CMOS technology. This highly reliable process coupled
with innovative circuit design techniques, yields high-
performance and low power consumption devices.
When CE is HIGH (deselected), the device assumes a
standby mode at which the power dissipation can be re-
duced down with CMOS input levels.
Easy memory expansion is provided by using Chip Enable
and Output Enable inputs, CE and OE. The active LOW
Write Enable (WE) controls both writing and reading of the
memory. A data byte allows Upper Byte (UB) and Lower
Byte (LB) access.
The IS61/64WV25616EDBLL is packaged in the JEDEC
standard 44-pin TSOP-II and 48-pin Mini BGA (6mm x
8mm).
A0-A17
Decoder
Memory
Lower IO
Array-
256Kx8
ECC
Array-
256K
x4
Memory
Upper IO
Array-
256Kx8
ECC
Array-
256K
x4
IO0-7
IO8-15
8 8 12 8
8
I/O Data
Circuit
8
ECC
12
ECC
48
Column I/O
4
/CE
/OE Control
/WE
/UB
Circuit
/LB
Copyright © 2011 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without
notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the lat-
est version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reason-
ably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications
unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:
a.) the risk of injury or damage has been minimized;
b.) the user assume all such risks; and
c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances
Integrated Silicon Solution, Inc. — www.issi.com
Rev. A
09/29/2011
1

1 Page





IS61WV25616EDBLL pdf, ピン配列
IS61/64WV25616EDBLL
PIN CONFIGURATIONS
44-Pin LQFP*
48-Pin mini BGA (6mm x 8mm)
1 23 45 6
CE
I/O0
I/O1
I/O2
I/O3
VDD
GND
I/O4
I/O5
I/O6
I/O7
44 43 42 41 40 39 38 37 36 35 34
1 33
2 32
3 31
4 30
5 29
6 TOP VIEW 28
7 27
8 26
9 25
10 24
11 23
12 13 14 15 16 17 18 19 20 21 22
I/O15
I/O14
I/O13
I/O12
GND
VDD
I/O11
I/O10
I/O9
I/O8
NC
A LB OE A0 A1 A2 N/C
B I/O8 UB A3 A4 CE I/O0
C I/O9 I/O10 A5
A6 I/O1 I/O2
D GND I/O11 A17 A7 I/O3 VDD
E VDD I/O12 NC
A16 I/O4 GND
F I/O14 I/O13 A14 A15 I/O5 I/O6
G I/O15 NC A12 A13 WE I/O7
H
NC A8
A9 A10 A11 NC
*LQFP package under evaluation.
PIN DESCRIPTIONS
A0-A17
Address Inputs
I/O0-I/O15
Data Inputs/Outputs
CE Chip Enable Input
OE
Output Enable Input
WE
Write Enable Input
LB Lower-byte Control (I/O0-I/O7)
UB Upper-byte Control (I/O8-I/O15)
NC No Connection
Vdd
GND
Power
Ground
1
2
3
4
5
6
7
8
9
10
11
12
Integrated Silicon Solution, Inc. — www.issi.com
Rev. A
09/29/2011
3


3Pages


IS61WV25616EDBLL 電子部品, 半導体
IS61/64WV25616EDBLL
AC TEST CONDITIONS
Parameter
Input Pulse Level
Input Rise and Fall Times
Input and Output Timing
and Reference Level (VRef)
Output Load
Unit
(2.4V-3.6V)
0.4V to Vdd-0.3V
1V/ ns
Vdd/2
See Figures 1 and 2
AC TEST LOADS
OUTPUT
ZO = 50
50
1.5V
30 pF
Including
jig and
scope
Figure 1.
3.3V
319
OUTPUT
5 pF
Including
jig and
scope
Figure 2.
353
READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)
-8 -10 -20
Symbol Parameter
Min. Max.
Min. Max.
Min. Max.
Unit
trc
Read Cycle Time
8 —
10 —
20 —
ns
taa
Address Access Time
— 8
— 10
— 20
ns
toha
Output Hold Time
2.0 —
2.0 —
2.5 —
ns
tace
CE Access Time
— 8
— 10
— 20
ns
tdoe
OE Access Time
— 4.5
— 4.5
— 8
ns
thzoe(2) OE to High-Z Output
— 3
— 4
0 8
ns
tlzoe(2) OE to Low-Z Output
0 —
0 —
0 —
ns
thzce(2 CE to High-Z Output
0 3
0 4
0 8
ns
tlzce(2) CE to Low-Z Output
3 —
3 —
3 —
ns
tba
LB, UB Access Time
— 5.5
— 6.5
— 8
ns
thzb(2)
LB, UB to High-Z Output
0 3
0 3
0 8
ns
tlzb(2)
LB, UB to Low-Z Output
0 —
0 —
0 —
ns
tpu
Power Up Time
0 —
0 —
0 —
ns
tpd
Power Down Time
— 8
— 10
— 20
ns
Notes:
1.  Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
2.  Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.
6 Integrated Silicon Solution, Inc. — www.issi.com
Rev. A
09/29/2011

6 Page



ページ 合計 : 14 ページ
 
PDF
ダウンロード
[ IS61WV25616EDBLL データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
IS61WV25616EDBLL

256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM

ISSI
ISSI


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap