|
|
HCF4031BのメーカーはSTMicroelectronicsです、この部品の機能は「64-STAGE STATIC SHIFT REGISTER」です。 |
部品番号 | HCF4031B |
| |
部品説明 | 64-STAGE STATIC SHIFT REGISTER | ||
メーカ | STMicroelectronics | ||
ロゴ | |||
このページの下部にプレビューとHCF4031Bダウンロード(pdfファイル)リンクがあります。 Total 12 pages
HCC/HCF4031B
64-STAGE STATIC SHIFT REGISTER
. FULLY STATIC OPERATION : DC to 16MHz
(TYP.) @ VDD – VSS = 15V
. STANDARD TTL DRIVE CAPABILITY ON Q
OUTPUT
. RECIRCULATION CAPABILITY
. THREE CASCADING MODES :
DIRECT CLOCKING FOR HIGH-SPEED
OPERATION
DELAYED CLOCKING FOR REDUCED CLOCK
DRIVE REQUIREMENTS
ADDITIONAL 1/2 STAGE FOR SLOW CLOCKS
. QUIESCENT CURRENT SPECIFIED TO 20V
FOR HCC DEVICE
. STANDARDIZED, SYMMETRICAL OUTPUT
CHARACTERISTICS
. 5V, 10V, AND 15V PARAMETRIC RATINGS
. INPUT CURRENT OF 100nA at 18V AND 25°C
FOR HCC DEVICE
. 100% TESTED FOR QUIESCENT CURRENT
. MEETS ALL REQUIREMENTS OF JEDECTEN-
TATIVE STANDARD NO. 13A, ”STANDARD
SPECIFICATIONS FOR DESCRIPTION OF ”B”
SERIES CMOS DEVICES”
EY
(Plastic Package)
F
(Ceramic Package)
C1
(Chip Carrier)
ORDER CODES :
HCC4031BF HCF4031BEY
HCF4031BC1
PIN CONNECTIONS
DESCRIPTION
The HCC4031B (extended temperature range) and
HCF4031B (intermediate temperature range) are
monolithic integrated circuits, available in 16-lead
dual in-line plastic or ceramic package.
The HCC/HCF4031B is a static shift register that
contains 64 D-type, master-slave flip-flop stages
and one stage which is a D-type master flip-flop only
(referred to as a 1/2 stage). The logic level present
at the DATA input is transferred into the first stage
and shifted one stage at each positive-going clock
transition. Maximum clock frequencies up to 16
Megahertz (typical) can be obtained. Because fully
static operation is allowed, information can be per-
manently stored with the clock line in either the low
or high state. The HCC/HCF4031B has a MODE
CONTROL input that, when in the high state, allows
operation in the recirculating mode. The MODE
CONTROL input can also be used to select between
two separate data sources. Register packages can
be cascaded and the clock lines driven directly for
high-speed operation. Alternatively, a delayed clock
output (CLD) is provided that enables cascading reg-
June 1989
1/12
1 Page LOGIC DIAGRAM AND TRUTH TABLES
HCC/HCF4031B
INPUT CONTROL CIRCUIT
Data
Recirc.
Mode
1X 0
0X 0
X1 1
X0 1
Bit Into
Stage 1
1
0
1
0
TYPICAL STAGE
Data
0
1
X
1 = HIGH LEVEL
CL
–/–
–/–
–\–
Data + 1
0
1
NC
0 = LOW LEVEL
X = DON’T CARE
OUTPUT FROM Q’ (pin 5)
Data + 64
0
1
X
CL Data + 64.5
–\– 0
–\– 1
–/– NC
NC = NO CHANGE
3/12
3Pages HCC/HCF4031B
Typical Output Low (sink) Current Characteristics.
Minimum Output Low (sink) Current Charac-
teristics.
Typical Output High (source) Current Charac-
teristics.
Minimum Output High (source) Current Charac-
teristics.
6/12
6 Page | |||
ページ | 合計 : 12 ページ | ||
|
PDF ダウンロード | [ HCF4031B データシート.PDF ] |
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
部品番号 | 部品説明 | メーカ |
HCF4031B | 64-STAGE STATIC SHIFT REGISTER | STMicroelectronics |