|
|
SN54LS273のメーカーはMotorola Semiconductorsです、この部品の機能は「OCTAL D FLIP-FLOP」です。 |
部品番号 | SN54LS273 |
| |
部品説明 | OCTAL D FLIP-FLOP | ||
メーカ | Motorola Semiconductors | ||
ロゴ | |||
このページの下部にプレビューとSN54LS273ダウンロード(pdfファイル)リンクがあります。 Total 5 pages
OCTAL D FLIP-FLOP WITH CLEAR
The SN54 / 74LS273 is a high-speed 8-Bit Register. The register consists of
eight D-Type Flip-Flops with a Common Clock and an asynchronous active
LOW Master Reset. This device is supplied in a 20-pin package featuring 0.3
inch lead spacing.
• 8-Bit High Speed Register
• Parallel Register
• Common Clock and Master Reset
• Input Clamp Diodes Limit High-Speed Termination Effects
CONNECTION DIAGRAM DIP (TOP VIEW)
VCC Q7 D7 D6 Q6 Q5 D5 D4 Q4 CP
20 19 18 17 16 15 14 13 12 11
SN54/74LS273
OCTAL D FLIP-FLOP
WITH CLEAR
LOW POWER SCHOTTKY
20
1
J SUFFIX
CERAMIC
CASE 732-03
1 2 3 4 5 6 7 8 9 10
MR Q0 D0 D1 Q1 Q2 D2 D3 Q3 GND
PIN NAMES
LOADING (Note a)
HIGH
LOW
CP
Clock (Active HIGH Going Edge) Input
0.5 U.L.
0.25 U.L.
D0 – D7
MR
Data Inputs
Master Reset (Active LOW) Input
0.5 U.L.
0.5 U.L.
0.25 U.L.
0.25 U.L.
Q0 – Q7 Register Outputs (Note b)
10 U.L. 5 (2.5) U.L.
NOTES:
a) 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial
(74) Temperature Ranges.
TRUTH TABLE
MR CP Dx Qx
LXX
HH
HL
L
H
L
H = HIGH Logic Level
L = LOW Logic Level
X = Immaterial
LOGIC DIAGRAM
3
4
7
8
13
11 D0 D1 D2 D3 D4
CP
20
1
20
1
N SUFFIX
PLASTIC
CASE 738-03
DW SUFFIX
SOIC
CASE 751D-03
ORDERING INFORMATION
SN54LSXXXJ Ceramic
SN74LSXXXN Plastic
SN74LSXXXDW SOIC
14 17 18
D5 D6 D7
CP D
CP D
CP D
CP D
CP D
CP D
CP D
CP D
1
CD Q
CD Q
CD Q
CD Q
CD Q
CD Q
CD Q
CD Q
MR
VCC = PIN 20
GND = PIN 10
= PIN NUMBERS
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
2
5
6
9
12
15 16
19
FAST AND LS TTL DATA
5-447
1 Page SN54 / 74LS273
AC SETUP REQUIREMENTS (TA = 25°C, VCC = 5.0 V)
Symbol
tw
ts
th
trec
Parameter
Pulse Width, Clock or Clear
Data Setup Time
Hold Time
Recovery Time
Min
20
20
5.0
25
Limits
Typ
Max
Unit
ns
ns
ns
ns
Test Conditions
Figure 1
Figure 1
Figure 1
Figure 2
AC WAVEFORMS
CP
D
Qn
1.3 V
1.3 V
1/f max
tW
1.3 V
1.3 V
ts(H)
* 1.3 V
th(H)
ts(L)
tPLH
1.3 V
1.3 V
th(L)
1.3 V
tPHL
1.3 V
tPHL
tPLH
*The shaded areas indicate when the input is permitted to
*change for predictable output performance.
Figure 1. Clock to Output Delays, Clock Pulse Width,
Frequency, Setup and Hold Times Data to Clock
MR
tW
1.3 V
CP
Qn
tPLH
Qn
tPHL
1.3 V
1.3 V
trec
1.3 V
1.3 V
1.3 V
Figure 2. Master Reset to Output Delay, Master Reset
Pulse Width, and Master Reset Recovery Time
DEFINITION OF TERMS
SETUP TIME (ts) — is defined as the minimum time required
for the correct logic level to be present at the logic input prior to
the clock transition from LOW-to-HIGH in order to be recog-
nized and transferred to the outputs.
HOLD TIME (th) — is defined as the minimum time following
the clock transition from LOW-to-HIGH that the logic level
must be maintained at the input in order to ensure continued
recognition. A negative HOLD TIME indicates that the correct
logic level may be released prior to the clock transition from
LOW-to-HIGH and still be recognized.
RECOVERY TIME (trec) — is defined as the minimum time
required between the end of the reset pulse and the clock
transition from LOW-to-HIGH in order to recognize and
transfer HIGH data to the Q outputs.
FAST AND LS TTL DATA
5-449
3Pages | |||
ページ | 合計 : 5 ページ | ||
|
PDF ダウンロード | [ SN54LS273 データシート.PDF ] |
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
部品番号 | 部品説明 | メーカ |
SN54LS27 | Triple 3-Input Positive-NOR Gates | Texas Instruments |
SN54LS273 | OCTAL D-TYPE FLIP-FLOP WITH CLEAR | Texas Instruments |
SN54LS273 | OCTAL D FLIP-FLOP | Motorola Semiconductors |
SN54LS279 | QUAD SET-RESET LATCH | Motorola Semiconductors |