DataSheet.jp

G2237-208-041PTB2 の電気的特性と機能

G2237-208-041PTB2のメーカーはGlobespanVirataです、この部品の機能は「Transceiver」です。


製品の詳細 ( Datasheet PDF )

部品番号 G2237-208-041PTB2
部品説明 Transceiver
メーカ GlobespanVirata
ロゴ GlobespanVirata ロゴ 




このページの下部にプレビューとG2237-208-041PTB2ダウンロード(pdfファイル)リンクがあります。
Total 30 pages

No Preview Available !

G2237-208-041PTB2 Datasheet, G2237-208-041PTB2 PDF,ピン配置, 機能
June 25, 2002, Issue 2
Part Numbers
G2216-208-041PF B2 (SDSL 2B1Q)
G2214-208-041DF B2 (SDSL CAP)
G2237-208-041PT B2 (SHDSL/HDSL2)
G2237-208-041PT C1 (SHDSL/HDSL2)
XDSL2TM SDSL, HDSL2, or SHDSL - ILD2
Dual-Channel, Low Power, Programmable
Transceiver with Integrated Framer and Line Drivers
Data Sheet
Overview
The GlobespanVirata® XDSL2™ Digital Subscriber Line
(DSL) chip sets provide low power, high density solutions for
2-wire DSL equipment. These chip sets are fully
programmable and field upgradeable eliminating the risk of
product obsolescence and accelerating the time-to-market for
new network services. The GlobespanVirata® XDSL2™ DSL
chip sets are fully interoperable with multi-vendor DSL chip
set solutions. This interoperability enables dynamic
interworking of multiple vendor DSL solutions with the
capability to interoperate with products that conform to ANSI
and ETSI DSL standards.
GlobespanVirata’s unique hardware platform supports
multiple dual-channel applications including SDSL, HDSL2,
and SHDSL, using population options for optimization.
The XDSL2 DSL chip sets incorporate two DSL bit pumps
plus framing into a three-chip solution comprised of a dual-
channel digital signal processor (DSP) with built-in framer and
two Analog Front Ends each with an Integrated Line Driver
(ILD2).
The XDSL2 chip sets interface directly with off-the-shelf T1/
E1 transceivers and Nx64 multiplexing, eliminating the need
for a separate DSL framer to combine and format the two DSL
channels into a standard interface. GlobespanVirata’s DSL
XDSL2 chip sets deliver two channels of full duplex
transmission up to 2320 kb/s, depending on the application.
The high density XDSL2 dual-channel DSL chip sets are ideal
for CO applications, while single-channel versions with
integrated framer are also available for CPE applications.
Features
Dual-channel DSP with framer that fully integrates
2 separate DSL chips into a single device
Two AFEs, each with an integrated differential line driver
2B1Q, CAP, or PAM line codes
Supports dual-channel symmetric data rates of 144 kb/s
to 2320 kb/s (depending on the application)
Supports IDSL with optional data interface rates of
64 kb/s, 128 kb/s, and 144 kb/s
Offers physical layer interoperability with competitive solu-
tions
Glueless interface to popular microprocessors
Transmission compliant with ETSI TS 101 135, ITU-T
G.991.1, and ANSI TR-28 for single pair 2B1Q and CAP,
ANSI T1.418 for HDSL2 and ITU-T G.991.2 for SHDSL
Reference design compatible with Bellcore GR-1089, IEC
60950, UL 1950, ITU-T K.20 and K.21
Built-in framer provides easy access to EOC and indicator
bits (framing can be bypassed completely for 2-channel
independent operation)
Interfaces directly with off-the-shelf single-channel T1/E1
transceivers
ATM UTOPIA Level 1 and 2 interface
A single oscillator and hybrid topology supports all speeds
+3.3V and +5V power supplies
Customer Interface
TDATA (A/B)
TClock (A/B)
Frame Pulse (A/B)
RDATA (A/B)
Rclock (A/B)
Frame Pulse (A/B)
Dual
Channel
DSP
w/Framer
µ Processor Interface
ILD2
ILD2
Figure 1. Block Diagram of XDSL2™ DSP with Two Single-Channel ILD2s
GlobespanVirata, Inc. — Proprietary
Use pursuant to Company Instructions
DO-009643-DS, Issue 2

1 Page





G2237-208-041PTB2 pdf, ピン配列
June 25, 2002
XDSL2TM SDSL, HDSL2, and SHDSL - ILD2 Data Sheet
Architecture
The interface between the Host and the transceiver
consists of the following:
Transmission Interface (data, clock and synchronization
signals)
Control Interface (microprocessor compatible)
Diagnostic Interface
Power Interface
Loop Interface
System timing is derived from a free running oscillator
in the transceiver of the central office (CO). At the
customer premises end (CPE), the CPE derives a clock
from the received line signal and provides this clock to
the CPE transmitter.
The dual-channel chip set also supports Network
Timing Recovery (NTR) at the CO end. With this feature
enabled, the CO unit will accept a clock at 8 kHz (± 100
ppm) as an input and the STU-R will output a clock that
is phase locked to the CO clock. The NTR clock should
have a duty cycle of 45-55%. Note that this feature is
only available with an UTOPIA interface.
The DSL transceiver supports both T1 and E1 rates,
and fractional rates.
Transceiver States
The following is a list of the possible states that the DSL
transceiver can be in:
IDLE mode, where the transceiver is not attempting
to start up, pass data, or perform tests
TEST mode, where the transceiver is either in local
analog loopback or local digital loopback and is not
passing user data
STARTUP mode (SDSL only), where the trans-
ceiver is attempting a startup of the DSL connec-
tion, prior to entering DATA mode
HANDSHAKE mode (HDSL2 and SHDSL), where a
link is established between the CO unit and the
CPE unit
TRAINING mode (HDSL2 and SHDSL), where the
transceiver is attempting a startup, prior to entering
DATA mode
DATA mode, where the transceiver has started up
and trained and is capable of passing user data
Software Interface
A microprocessor interface that uses simple read/write
drivers provides direct access to the GlobespanVirata
chip set—eliminating the need for complicated register
maps and advanced programming. These drivers allow
the Host to select rates, adjust transmit power, read
signal quality, and perform a variety of other tasks
which include reporting the current operational status of
the transceiver.
To configure and control the transceiver,
GlobespanVirata provides hardware-dependent driver
examples and GlobespanVirata supplied transceiver
software modules (TSMs). The TSMs have the ability to
allow a single CPU in the Host to control multiple
transceivers. This could be a potential cost savings for
arrangements where it might be advantageous to put
multiple transceivers on one card, such as at the CO.
NOTE:
You will not need a register map of the DSP, as this
information is not required to successfully design
and implement an STU. As discussed previously,
access to the DSP is provided through hardware-
dependent I/O routines and GlobespanVirata
provided TSMs.
DO-009643-DS, Issue 2
GlobespanVirata, Inc. — Proprietary
Use pursuant to Company Instructions
3


3Pages


G2237-208-041PTB2 電子部品, 半導体
XDSL2TM SDSL, HDSL2, and SHDSL - ILD2 Data Sheet
June 25, 2002
System Power Requirements
The 144-pin Dual-channel DSP/Framer chip requires +3.3V (see Table 14 on page 16 for tolerance), and the two
ILD2 chips require +3.3V (±5%) as well as +5V (±5%). Power requirements, including transceiver power
consumption, have a tolerance of ±5%. The maximum peak-to-peak ripple and noise voltage is 50 mV for all
supplies.
The transceiver obtains its power from the power feed in the Host through the power interface. Table 3, Table 4,
Table 5, and Table 7 provide power requirements for the 144-pin Dual-channel DSP.
Table 3. Typical SDSL 2B1Q System Power Consumption
Per Channel (DSP/Framer in a 144 LPQ2)
Line Rate
(Kb/s)
144
272
400
528
784
1040
1168
1552
2064
2320
Drain Current (mA)
3.3VD
DSP & ILD2
75
105
110
115
160
170
210
235
250
280
5VA
ILD2
85
85
90
90
90
90
90
95
95
95
Power/Port
(mW)
673
772
813
830
978
1011
1143
1251
1300
1400
Table 4. Typical SDSL CAP System Power Consumption
Per Channel (DSP/Framer in a 144 TQFP)
Line Rate
(Kb/s)
144
272
400
528
784
1040
1552
2064
2320
Drain Current (mA)
3.3VD
DSP & ILD2
75
80
115
145
145
145
155
165
185
5VA
ILD2
90
90
105
115
115
115
115
120
120
Power/Port
(mW)
698
714
905
1055
1055
1055
1087
1145
1210
NOTE:
1. Power per channel based on dual-channel
operation
2. Based on customer schematic:
G-02-2302-1006C-02 using 1:2 transformer
Add 30 mA at 5VA for unified designs based on
SHDSL population option G-02-2302-1006C-03
using 1:4 transformer or HDSL2 population option
G-02-2302-1006C-03 using 1:5.4 transformer
3. Transmit power: 13.5 dbm (nominal at all rates)
4. Measured during activation and data mode
NOTE:
1. Power per channel based on dual-channel
operation
2. Based on customer schematic:
G-02-2302-1006C-03 using 1:4 transformer
3. Transmit power: 13.5 dbm (nominal at 2320kb/s)
4. Measured during activation and data mode
GlobespanVirata, Inc. — Proprietary
6
Use pursuant to Company Instructions
DO-009643-DS, Issue 2

6 Page



ページ 合計 : 30 ページ
 
PDF
ダウンロード
[ G2237-208-041PTB2 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
G2237-208-041PTB2

Transceiver

GlobespanVirata
GlobespanVirata


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap