DataSheet.jp

HCPL4200 の電気的特性と機能

HCPL4200のメーカーはETCです、この部品の機能は「Optically Coupled 20 mA Current Loop Receiver」です。


製品の詳細 ( Datasheet PDF )

部品番号 HCPL4200
部品説明 Optically Coupled 20 mA Current Loop Receiver
メーカ ETC
ロゴ ETC ロゴ 




このページの下部にプレビューとHCPL4200ダウンロード(pdfファイル)リンクがあります。

Total 12 pages

No Preview Available !

HCPL4200 Datasheet, HCPL4200 PDF,ピン配置, 機能
Optically Coupled 20 mA
Current Loop Receiver
Technical Data
HCPL-4200
Features
• Data Output Compatible
with LSTTL, TTL and CMOS
• 20 K Baud Data Rate at 1400
Metres Line Length
• Guaranteed Performance
over Temperature (0°C to
70°C)
• Guaranteed On and Off
Thresholds
• LED is Protected from
Excess Current
• Input Threshold Hysteresis
• Three-State Output Compat-
ible with Data Buses
• Internal Shield for High
Common Mode Rejection
• Safety Approval
UL Recognized -2500 V rms,
for 1 Minute
CSA Approved
• Optically Coupled 20 mA
Current Loop Transmitter,
HCPL-4100, Also Available
Description
The HCPL-4200 optocoupler is
designed to operate as a receiver
in equipment using the 20 mA
Current Loop. 20 mA current
loop systems conventionally sig-
nal a logic high state by transmit-
ting 20 mA of loop current
(MARK), and signal a logic low
state by allowing no more than a
few milliamperes of loop current
(SPACE). Optical coupling of the
signal from the 20 mA current
loop to the logic output breaks
ground loops and provides for a
very high common mode
rejection. The HCPL-4200 aids in
the design process by providing
Functional Diagram
guaranteed thresholds for logic
high state and logic low state for
the current loop, providing an
LSTTL, TTL, or CMOS compatible
logic interface, and providing
guaranteed common mode
rejection. The buffer circuit on
the current loop side of the
HCPL-4200 provides typically 0.8
mA of hysteresis which increases
the immunity to common mode
and differential mode noise. The
buffer also provides a controlled
amount of LED drive current
which takes into account any
LED light output degradation.
The internal shield allows a
guaranteed 1000 V/µs common
mode transient immunity.
Applications
• Isolated 20 mA Current
• Loop Receiver in:
Computer Peripherals
Industrial Control Equipment
Data Communications
Equipment
A 0.1 µF bypass capacitor connected between pins 8 and 5 is recommended.
CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to
prevent damage and/or degradation which may be induced by ESD.
5965-3580E
1-323

1 Page





HCPL4200 pdf, ピン配列
Thermal Profile (Option #300)
Figure 1. Maximum Solder Reflow Thermal Profile.
(Note: Use of non-chlorine activated fluxes is recommended.)
Regulatory Information
The HCPL-4200 has been
approved by the following
organizations:
UL
Recognized under UL 1577,
Component Recognition
Program, File E55361.
CSA
Approved under CSA Component
Acceptance Notice #5, File CA
88324.
Insulation and Safety Related Specifications
Parameter
Symbol Value Units
Min. External Air Gap
(External Clearance)
L(IO1) 7.1 mm
Min. External Tracking Path
(External Creepage)
L(IO2) 7.4 mm
Min. Internal Plastic Gap
(Internal Clearance)
0.08 mm
Tracking Resistance
(Comparative Tracking Index)
Isolation Group
CTI
200 volts
IIIa
Conditions
Measured from input terminals to output
terminals, shortest distance through air
Measured from input terminals to output
terminals, shortest distance path along body
Through insulation distance, conductor to
conductor, usually the direct distance
between the photoemitter and photodetector
inside the optocoupler cavity
DIN IEC 112/VDE 0303 PART 1
Material Group (DIN VDE 0110, 1/89, Table 1)
Option 300 – surface mount classification is Class A in accordance with CECC 00802.
1-325


3Pages


HCPL4200 電子部品, 半導体
Switching Specifications
For 0°C TA 70°C, 4.5 V VCC 20 V, VE = 0.8 V, all typicals at TA = 25°C and VCC = 5 V unless
otherwise noted. See note 13.
Parameter
Propagation Delay Time
to Logic High Output Level
Propagation Delay Time
to Logic Low Output Level
Propagation Delay Time
Skew
Output Enable Time to
Logic Low Level
Output Enable Time to
Logic High Level
Output Disable Time to
Logic Low Level
Output Disable Time to
Logic High Level
Output Rise Time
(10-90%)
Output Fall Time
(90-10%)
Common Mode Transient
Immunity at Logic High
Output Level
Common Mode Transient
Immunity at Logic Low
Output Level
Symbol Min. Typ. Max. Units Test Conditions Fig. Note
tPLH
0.23 1.6 µs VE = 0 V,
8, 9,
CL = 15 pF
10
tPHL
0.17 1.0 µs VE = 0 V,
8, 9,
CL = 15 pF
10
tPLH - tPHL
60
ns II = 20 mA,
8, 9,
CL = 15 pF
10
tPZL
25
ns II = 0 mA,
12, 13,
CL = 15 pF
15
tPZH
28
ns II = 20 mA,
12, 13,
CL = 15 pF
14
tPLZ
60
ns II = 0 mA,
12, 13,
CL = 15 pF
15
tPHZ
105
ns II = 20 mA,
12, 13,
CL = 15 pF
14
tr
55
ns VCC = 5 V,
8, 9,
CL = 15 pF
11
tf
15
ns VCC = 5 V,
8, 9,
CL = 15 pF
11
|CMH| 1,000 10,000
V/µs VCM = 50 V (peak) 1 6
II = 12 mA,
TA = 25°C
|CML| 1,000 10,000
V/µs VCM = 50 V (peak)
II = 3 mA,
TA = 25°C
16
7
8
9
10
11
12
Package Characteristics
For 0°C TA 70°C, unless otherwise specified. All typicals at TA = 25°C.
Parameter
Symbol Min. Typ. Max. Units Test Conditions
Fig.
Input-Output Momentary
Withstand Voltage*
Resistance, Input-Output
Capacitance, Input-Output
VISO
RI-O
CI-O
2500
1012
1.0
V rms
ohms
pF
RH 50%, t = 1 min,
TA = 25°C
VI-O = 500 V dc
f = 1 MHz, VI-O = 0 V
Notes
6, 14
6
6
*The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output
continuous voltage rating. For the continuous voltage rating refer to the VDE 0884 Insulation Characteristics Table (if applicable),
your equipment level safety specification, or HP Application Note 1074, “Optocoupler Input-Output Endurance Voltage.”
1-328

6 Page



ページ 合計 : 12 ページ
 
PDF
ダウンロード
[ HCPL4200 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
HCPL4200

Optically Coupled 20 mA Current Loop Receiver

ETC
ETC


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap