DataSheet.jp

HCF4099B の電気的特性と機能

HCF4099BのメーカーはSTMicroelectronicsです、この部品の機能は「8-BIT ADDRESSABLE LATCH」です。


製品の詳細 ( Datasheet PDF )

部品番号 HCF4099B
部品説明 8-BIT ADDRESSABLE LATCH
メーカ STMicroelectronics
ロゴ STMicroelectronics ロゴ 




このページの下部にプレビューとHCF4099Bダウンロード(pdfファイル)リンクがあります。

Total 14 pages

No Preview Available !

HCF4099B Datasheet, HCF4099B PDF,ピン配置, 機能
HCC/HCF4099B
. SERIAL DATA INPUT - ACTIVE PARALLEL
OUTPUT
. STORAGE REGISTER CAPABILITY - MASTER
CLEAR
. CAN FUNCTION AS DEMULTIPLEXER
. STANDARDIZED SYMMETRICAL OUTPUT
CHARACTERISTICS
. QUIESCENT CURRENT SPECIFIED TO 20V
FOR HCC DEVICE
. 5V, 10V, AND 15V PARAMETRIC RATINGS
. INPUT CURRENT OF 100nA AT 18V AND 25°C
FOR HCC DEVICE
. 100% TESTED FOR QUIESCENT CURRENT
. MEETS ALL REQUIREMENTS OF JEDECTEN-
TATIVE STANDARD N°. 13A, ”STANDARD
SPECIFICATIONS FOR DESCRIPTION OF ”B”
SERIES CMOS DEVICES”
8-BIT ADDRESSABLE LATCH
EY
Plastic Package
F
Ceramic Frit Seal Package
M1
Micro Package
C1
Plastic Chip Carrier
ORDER CODES :
HCC4099BF
HCF4099BM1
HCF4099BEY HCF4099BC1
PIN CONNECTIONS
DESCRIPTION
The HCC4099B (extended temperature range) and
HCF4099B (intermediate temperature range) are
monolithic integrated circuits, available in 16-lead dual
in-line plastic or ceramic package and plastic micro
package. The HCC/HCF4099B 8-bit addressable
latch is a serial-input, parallel-output storage register
that can perform a variety of functions. Data are in-
putted to a particular bit in the latch when that bit is
addressed (by means of inputs A0, A1, A2) and
when WRITE DISABLE is at a low level. When
WRITE DISABLE is high, data entry is inhibited ;
however, all 8 outputs can be continuously read in-
dependent of WRITE DISABLE and address inputs.
A master RESET input is available, which resets all
bits to a logic ”0” level when RESET and WRITE
DISABLE are at a high level. When RESET is at a
high level, and WRITE DISABLE is at a low level, the
latch acts as a 1-of-8 demultiplexer ; the bit that is
addressed has an active output which follows the
data input, while all unaddressed bits are held to a
logic ”0” level.
September 1988
1/14

1 Page





HCF4099B pdf, ピン配列
LOGIC DIAGRAM
1 of 8 latches
HCC/HCF4099B
Definition of WRITE DIABLE ON Time
Master Timing Diagram
Mode Selection
Types W D R
Addressed
Latch
Unaddressed
Latch
A 0 0 Follows Data Holds Previous
State
B 0 1 Follows Data
Reset to ”0”
(active high 8-channel
demultiplexer)
C 10
Holds Previous State
D 1 1 Reset to ”0”
Reset to ”0”
WD = WRITE DISABLE
R = RESET
3/14


3Pages


HCF4099B 電子部品, 半導体
HCC/HCF4099B
Typical Output Low (sink) Current Characteristics.
Minimum Output Low (sink) Current Charac-
teristics.
Typical Output High (source) Current Charac-
teristics.
Minimum Output High (source) Current Charac-
teristics.
Typical Propagation Delay Time (data to Qn) vs.
Load Capacitance.
Typical Transition Time vs. Load Capacitance.
6/14

6 Page



ページ 合計 : 14 ページ
 
PDF
ダウンロード
[ HCF4099B データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
HCF4099B

8-BIT ADDRESSABLE LATCH

STMicroelectronics
STMicroelectronics


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap