|
|
PDF HD4-15530-8 Data sheet ( Hoja de datos )
| Número de pieza | HD4-15530-8 | |
| Descripción | CMOS Manchester Encoder-Decoder | |
| Fabricantes | Intersil Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de HD4-15530-8 (archivo pdf) en la parte inferior de esta página. Total 12 Páginas | ||
|
No Preview Available !
HD-15530
March 1997
CMOS Manchester Encoder-Decoder
Features
Description
• Support of MlL-STD-1553
• Data Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.25 MBit/s
• Sync Identification and Lock-In
• Clock Recovery
• Manchester II Encode, Decode
• Separate Encode and Decode
• Low Operating Power . . . . . . . . . . . . . . . . . 50mW at 5V
Ordering Information
PACKAGE
CERDIP
SMD#
CLCC
SMD#
PDIP
TEMP. RANGE
-40oC to +85oC
-55oC to +125oC
-40oC to +85oC
-55oC to +125oC
-40oC to +85oC
1.25 MEGABIT/s PKG. NO.
HD1-15530-9
F24.6
HD1-15530-8
7802901JA
HD4-15530-9
J28.A
HD4-15530-8
78029013A
HD3-15530-9
E24.6
The Intersil HD-15530 is a high performance CMOS device
intended to service the requirements of MlL-STD-1553 and
similar Manchester II encoded, time division multiplexed
serial data protocols. This LSI chip is divided into two
sections, an Encoder and a Decoder. These sections
operate completely independent of each other, except for the
Master Reset functions.
This circuit meets many of the requirements of MIL-STD-
1553. The Encoder produces the sync pulse and the parity
bit as well as the encoding of the data bits. The Decoder
recognizes the sync pulse and identifies it as well as decod-
ing the data bits and checking parity.
This integrated circuit is fully guaranteed to support the
1MHz data rate of MlL-STD-1553 over both temperature and
voltage. It interfaces with CMOS, TTL or N channel support
circuitry, and uses a standard 5V supply.
The HD-15530 can also be used in many party line digital
data communications applications, such as an environmen-
tal control system driven from a single twisted pair cable of
fiber optic cable throughout the building.
Pinouts
HD-15530 (CERDIP, PDIP)
TOP VIEW
VALID WORD 1
ENCODER
SHIFT CLK
2
TAKE DATA 3
SERIAL DATA OUT 4
DECODER CLK 5
BIPOLAR ZERO IN 6
BIPOLAR ONE IN 7
UNIPOLAR DATA IN 8
DECODER SHIFT CLK 9
COMMAND/
DATA SYNC
10
DECODER RESET 11
GND 12
24 VCC
23 ENCODER CLK
22 SEND CLK IN
21 SEND DATA
20 SYNC SELECT
19 ENCODER ENABLE
18 SERIAL DATA IN
17 BIPOLAR ONE OUT
16 OUTPUT INHIBIT
15
BIPOLAR
ZERO OUT
14 ÷ 6 OUT
13 MASTER RESET
HD-15530 (CLCC)
TOP VIEW
4 3 2 1 28 27 26
DECODER
CLK
5
25
SEND
DATA
NC 6
24 NC
NC 7
23 NC
BIPOLAR
ZERO IN
8
22
SYNC
SELECT
BIPOLAR
ONE IN
9
21
ENCODER
ENABLE
UNIPOLAR
DATA IN
10
20
SERIAL
DATA IN
DECODER
SHIFT CLK
11
19
BIPOLAR
ONE OUT
12 13 14 15 16 17 18
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
5-142
File Number 2960.1
1 page  
HD-15530
How to Make Our MTU Look Like a Manchester Encoded UART
VALID WORD
DECODER
ENCODER CLK
BIPOLAR
ZERO IN
BIPOLAR
ONE IN
UNIPOLAR
DATA IN
COMMAND
SYNC
DECODER
RESET
1 24
2 23
3 22
4 21
5 20
6 19
7 18
8 17
9 16
10 15
11 14
12 13
VCC
SYNC
SELECT
ENCODER
ENABLE
BIPOLAR
ONE OUT
INHIBIT
OUTPUT
BIPOLAR
ZERO OUT
MASTER
RESET
A B CK H A B CK
74LS164
74LS164
PARALLEL OUT
FIGURE 3.
OH SH/LD CK SI OH SH/LD CK
74165
74165
PARALLEL IN
Typical Timing Diagrams for a Manchester Encoded UART
ENCODER ENABLE
SYNC SELECT
VALID
PARALLEL IN
BIPOLAR ONE OUT
P
BIPOLAR ZERO OUT
SYNC
MSB
P
LSB PARITY
FIGURE 4. ENCODER TIMING
VALID
BIPOLAR ONE IN
SYNC
BIPOLAR ZERO IN
COMMAND SYNC
PARALLEL OUT
VALID
VALID WORD
FROM
PREVIOUS
RECEPTION
MSB
LSB PARITY
P
P
FIGURE 5. DECODER TIMING
5-146
VALID
5 Page 
Burn-In Circuits
HD-15530
A
A
A
A
F0
GND
A
A
GND
GND
HD1-15530 CERDIP
VCC C1
1 24
R1
2 23
GND
VCC
F0
3 22
4
R1
5
6
7
R1
8
9
10
R1
11
12
21 A
R1
20 GND
R1
19 VCC
R1
18 GND
17
R1
16 VCC
15
14
R1
13 GND
R1
R1
VCC
R1
A
R1
GND
F0
NC
NC
GND
GND
R2
NOTES:
1. VCC = 5.5V ± 0.5V
2. VIH = 4.5V ± 10%
3. VIL = -0.2V +0.4V
4. R1 = 47KΩ ± 5%
5. R2 = 1.8KΩ ± 5%
6. F0 = 100KHz ± 10%
7. C1 = 0.01µF Min.
HD4-15530 CLCC
VCC
GND GND GND GND
C1
R2 R2 R2 R2
F0
4 3 2 1 28 27 26
5 25
R2
GND
6 24 NC
7 23 NC
8 22 GND
9 21 VCC
10 20 GND
11 19
12 13 14 15 16 17 18
R2
R2 VCC
R2
GND GND GND GND
5-152
11 Page | ||
| Páginas | Total 12 Páginas | |
| PDF Descargar | [ Datasheet HD4-15530-8.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| HD4-15530-8 | CMOS Manchester Encoder-Decoder | Intersil Corporation |
| HD4-15530-9 | CMOS Manchester Encoder-Decoder | Intersil Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |