DataSheet.jp

HI-8281 の電気的特性と機能

HI-8281のメーカーはHolt Integrated Circuitsです、この部品の機能は「ARINC 429 LINE DRIVER AND DUAL RECEICER」です。


製品の詳細 ( Datasheet PDF )

部品番号 HI-8281
部品説明 ARINC 429 LINE DRIVER AND DUAL RECEICER
メーカ Holt Integrated Circuits
ロゴ Holt Integrated Circuits ロゴ 




このページの下部にプレビューとHI-8281ダウンロード(pdfファイル)リンクがあります。

Total 14 pages

No Preview Available !

HI-8281 Datasheet, HI-8281 PDF,ピン配置, 機能
HI-8281
January 2001
GENERAL DESCRIPTION
The HI-8281 device from Holt Integrated Circuits is a silicon
gate CMOS device for interfacing a 16-bit parallel data bus
directly to the ARINC 429 serial bus. The device provides
two receivers, an independent transmitter and line driver
capability in a single package. The receiver input circuitry
and logic are designed to meet the ARINC 429
specifications for loading, level detection, timing, and
protocol. The transmitter section provides the ARINC 429
communication protocol and the line driver circuits provide
the ARINC 429 output levels.
The 16-bit parallel data bus exchanges the 32-bit ARINC
data word in two steps when either loading the transmitter
or interrogating the receivers. The data bus interfaces with
CMOS and TTL.
Timing of all the circuitry begins with the master clock input,
CLK. For ARINC 429 applications, the master clock
frequency is 1 MHz.
Each independent receiver monitors the data stream with a
sampling rate 10 times the data rate. The sampling rate is
software selectable at either 1MHz or 125KHz. The results
of a parity check are available as the 32nd ARINC bit. The
HI-8281 examines the null and data timings and will reject
erroneous patterns. For example, with a 125 KHz clock
selection, the data frequency must be between 10.4 KHz
and 15.6 KHz.
The transmitter has a First In, First Out (FIFO) memory to
store 8 ARINC words for transmission. The data rate of the
transmitter is software selectable by dividing the master
clock, CLK, by either 10 or 80. The master clock is used to
set the timing of the ARINC transmission within the required
resolution.
FEATURES
! ARINC specification 429 compatible
! Direct receiver and transmitter interface to
ARINC bus in a single device.
! 16-Bit parallel data bus.
! Timing control 10 times the data rate
! Selectable data clocks
! Receiver error rejection per ARINC
specification 429
! Automatic transmitter data timing
! Self test mode
! Parity functions
! Low power
! Industrial & full military temperature ranges
PIN CONFIGURATION (Top View)
APPLICATIONS
! Avionics data communication
! Serial to parallel conversion
! Parallel to serial conversion
(See page 4-27 for additional pin configuration)
(DS8281 Rev. A)
HOLT INTEGRATED CIRCUITS
1
01/01

1 Page





HI-8281 pdf, ピン配列
HI-8281
FUNCTIONAL DESCRIPTION
CONTROL WORD REGISTER
The HI-8282 contains 10 data flip flops whose D inputs are con-
nected to the data bus and clocks connected to CWSTR. Each
flip flop provides options to the user as follows:
DATA
BUS FUNCTION CONTROL
PIN
DESCRIPTION
BDO5
If enabled, an internal connection
SELF TEST 0 = ENABLE is made passing 429DO and
429DO to the receiver logic inputs
RECEIVER 1
BDO6 DECODER 1 = ENABLE
If enabled, ARINC bits 9 and,
10 must match the next two
control word bits
BDO7
-
If Receiver 1 Decoder is
- enabled, the ARINC bit 9
must match this bit
BDO8
-
If Receiver 1 Decoder is
- enabled, the ARINC bit 10
must match this bit
RECEIVER 2
BDO9 DECODER 1 = ENABLE
If enabled, ARINC bits 9 and
10 must match the next two
control word bits
BD10
-
If Receiver 2 Decoder is
- enabled, then ARINC bit 9
must match this bit
BD11
-
If Receiver 2 Decoder is
- enabled, then ARINC bit 10
must match this bit
BD12
INVERT
XMTR
PARITY
Logic 0 enables normal odd parity
1 = ENABLE and Logic 1 enables even parity
output in transmitter 32nd bit
BD13 XMTR DATA
CLK SELECT
0 = ÷10
1 = ÷80
CLK is divided either by 10 or
80 to obtain XMTR data clock
BD14 RCVR DTA
CLK SELECT
0 = ÷10
1 = ÷80
CLK is divided either by 10 or
80 to obtain RCVR data clock
ARINC 429 DATA FORMAT
The following table shows the bit positions in exchanging data with
the receiver or the transmitter. ARINC bit 1 is the first bit
transmitted or received.
BYTE 1
DATA BD BD BD BD BD BD BD BD BD BD BD BD BD BD BD BD
BUS 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
ARINC 13 12 11 10 9 31 30 32 1 2 3 4 5 6 7 8
BIT
BYTE 2
DATA BD BD BD BD BD BD BD BD BD BD BD BD BD BD BD BD
BUS 15 14 13 12 11 10 09 08 07 06 05 04 03 02 01 00
ARINC 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14
BIT
THE RECEIVERS
ARINC BUS INTERFACE
Figure 1 shows the input circuit for each receiver. The ARINC 429
specification requires the following detection levels:
STATE
ONE
NULL
ZERO
DIFFERENTIAL VOLTAGE
+6.5 Volts to +13 Volts
+2.5 Volts to -2.5 Volts
-6.5 Volts to -13 Volts
The HI-8282 guarantees recognition of these levels with a common
mode Voltage with respect to GND less than ±4V for the worst case
condition (4.75V supply and 13V signal level).
The tolerances in the design guarantee detection of the above
levels, so the actual acceptance ranges are slightly larger. If the
ARINC signal is out of the actual acceptance ranges, including the
nulls, the chip rejects the data.
HOLT INTEGRATED CIRCUITS
3


3Pages


HI-8281 電子部品, 半導体
HI-8281
LINE DRIVER OPERATION
The line driver in the HI-8281 is designed to directly drive the ARINC
429 bus. The two ARINC outputs (TXA(OUT) and TXB(OUT))
provide a differential voltage to produce a +10 volt One, a -10 volt
Zero, and a 0 volt Null. The device incorporates on board zeners to
translate internal CMOS levels to ARINC specified amplitudes. A
logic input (SLP1.5) is provided to control the slope of the differential
output signal. No additional hardware is required to control the
slope. A HIGH on SLP1.5 causes a slope of 1.5 µs on the ARINC
outputs; a LOW on SLP1.5 causes a slope of 10 µs. Timing is set by
on-chip resistor and capacitor and tested to be within ARINC
requirements. The HI-8281 has 37.5 ohms in series with each line
driver output.
REPEATER OPERATION
Repeater mode of operation allows a data word that has been
received by the HI-8281 to be placed directly into its FIFO for
transmission. Repeater operation is similar to normal receiver
operation. In normal operation, either byte of a received data
word may be read from the receiver latches first by use of SEL
input. During repeater operation however, the lower byte of the
data word must be read first. This is necessary because, as the
data is being read, it is also being loaded into the FIFO and the
transmitter FIFO is always loaded with the lower byte of the data
word first. Signal flow for repeater operation is shown in the
Timing Diagrams section.
TXA(OUT)
TXB(OUT)
ARINC BIT
DATA
NULL
BIT 30
DATA
NULL
BIT 31
DATA
NULL
BIT 32
WORD GAP
BIT 1
NEXT WORD
DATA BUS
CWSTR
VALID
tCWSET
tCWHLD
tCWSTR
DATA BUS
tD/R
tSELEN
tD/REN
tENDATA
tENSEL
tENEN
tDATAEN
tEND/R
tEN
tSELEN
tENSEL
tDATAEN
tENDATA
HOLT INTEGRATED CIRCUITS
6

6 Page



ページ 合計 : 14 ページ
 
PDF
ダウンロード
[ HI-8281 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
HI-8281

ARINC 429 LINE DRIVER AND DUAL RECEICER

Holt Integrated Circuits
Holt Integrated Circuits
HI-8281CJI

ARINC 429 LINE DRIVER AND DUAL RECEICER

Holt Integrated Circuits
Holt Integrated Circuits
HI-8281CJT

ARINC 429 LINE DRIVER AND DUAL RECEICER

Holt Integrated Circuits
Holt Integrated Circuits
HI-8281PJI

ARINC 429 LINE DRIVER AND DUAL RECEICER

Holt Integrated Circuits
Holt Integrated Circuits


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap