82801GB Datasheet PDF - Intel
| Part Number | 82801GB | |
| Description | I/O Controller Hub 7 | |
| Manufacturers | Intel | |
| Logo |  |
|
|
There is a preview and 82801GB download ( pdf file ) link at the bottom of this page. Total 70 Pages | ||
Preview 1 page No Preview Available !
Intel® I/O Controller Hub 7 (ICH7)
Family
Datasheet
— For the Intel® 82801GB ICH7, 82801GR ICH7R, 82801GDH ICH7DH,
82801GBM ICH7-M, 82801GHM ICH7-M DH, and 82801GU ICH7-U I/O
Controller Hubs
April 2007
Document Number: 307013-003
Free Datasheet http://www.datasheet4u.net/
|
| |
 
5.6
5.7
5.8
5.9
5.10
DMA Operation (D31:F0) .................................................................................. 124
5.6.1 Channel Priority ................................................................................... 124
5.6.1.1 Fixed Priority.......................................................................... 125
5.6.1.2 Rotating Priority ..................................................................... 125
5.6.2 Address Compatibility Mode ................................................................... 125
5.6.3 Summary of DMA Transfer Sizes ............................................................. 125
5.6.3.1 Address Shifting When Programmed for 16-Bit I/O Count by
Words ................................................................................... 126
5.6.4 Autoinitialize........................................................................................ 126
5.6.5 Software Commands............................................................................. 126
LPC DMA (Desktop and Mobile Only) .................................................................. 127
5.7.1 Asserting DMA Requests ........................................................................ 127
5.7.2 Abandoning DMA Requests .................................................................... 127
5.7.3 General Flow of DMA Transfers ............................................................... 128
5.7.4 Terminal Count .................................................................................... 128
5.7.5 Verify Mode ......................................................................................... 128
5.7.6 DMA Request Deassertion...................................................................... 129
5.7.7 SYNC Field / LDRQ# Rules ..................................................................... 129
8254 Timers (D31:F0) ..................................................................................... 130
5.8.1 Timer Programming .............................................................................. 131
5.8.2 Reading from the Interval Timer............................................................. 132
5.8.2.1 Simple Read........................................................................... 132
5.8.2.2 Counter Latch Command.......................................................... 132
5.8.2.3 Read Back Command .............................................................. 132
8259 Interrupt Controllers (PIC) (D31:F0) .......................................................... 133
5.9.1 Interrupt Handling ................................................................................ 134
5.9.1.1 Generating Interrupts .............................................................. 134
5.9.1.2 Acknowledging Interrupts ........................................................ 134
5.9.1.3 Hardware/Software Interrupt Sequence ..................................... 135
5.9.2 Initialization Command Words (ICWx) ..................................................... 135
5.9.2.1 ICW1 .................................................................................... 135
5.9.2.2 ICW2 .................................................................................... 136
5.9.2.3 ICW3 .................................................................................... 136
5.9.2.4 ICW4 .................................................................................... 136
5.9.3 Operation Command Words (OCW) ......................................................... 136
5.9.4 Modes of Operation .............................................................................. 136
5.9.4.1 Fully Nested Mode................................................................... 136
5.9.4.2 Special Fully-Nested Mode........................................................ 137
5.9.4.3 Automatic Rotation Mode (Equal Priority Devices)........................ 137
5.9.4.4 Specific Rotation Mode (Specific Priority).................................... 137
5.9.4.5 Poll Mode ............................................................................... 137
5.9.4.6 Cascade Mode ........................................................................ 138
5.9.4.7 Edge and Level Triggered Mode................................................. 138
5.9.4.8 End of Interrupt (EOI) Operations ............................................. 138
5.9.4.9 Normal End of Interrupt........................................................... 138
5.9.4.10 Automatic End of Interrupt Mode .............................................. 138
5.9.5 Masking Interrupts ............................................................................... 139
5.9.5.1 Masking on an Individual Interrupt Request ................................ 139
5.9.5.2 Special Mask Mode .................................................................. 139
5.9.6 Steering PCI Interrupts ......................................................................... 139
Advanced Programmable Interrupt Controller (APIC) (D31:F0) .............................. 140
5.10.1 Interrupt Handling ................................................................................ 140
5.10.2 Interrupt Mapping ................................................................................ 140
5.10.3 PCI / PCI Express* Message-Based Interrupts .......................................... 141
5.10.4 Front Side Bus Interrupt Delivery ........................................................... 141
5.10.4.1 Edge-Triggered Operation......................................................... 142
Intel ® ICH7 Family Datasheet
5
Free Datasheet http://www.datasheet4u.net/
Preview 5 Page |
Part DetailsOn this page, you can learn information such as the schematic, equivalent, pinout, replacement, circuit, and manual for 82801GB electronic component. |
| Information | Total 70 Pages | |
| Link URL | [ Copy URL to Clipboard ] | |
| Download | [ 82801GB.PDF Datasheet ] | |
Share Link :
Electronic Components Distributor
|
An electronic components distributor is a company that sources, stocks, and sells electronic components to manufacturers, engineers, and hobbyists. |
| SparkFun Electronics | Allied Electronics | DigiKey Electronics | Arrow Electronics |
| Mouser Electronics | Adafruit | Newark | Chip One Stop |
Featured Datasheets
| Part Number | Description | MFRS |
| 82801GB | The function is I/O Controller Hub 7. Intel | |
| 82801GBM | The function is I/O Controller Hub 7. Intel | |
| 82801GDH | The function is I/O Controller Hub 7. Intel | |
Semiconductors commonly used in industry:
1N4148 |
BAW56 |
1N5400 |
NE555 | | ||
Quick jump to:
8280
1N4
2N2
2SA
2SC
74H
BC
HCF
IRF
KA | ||