DataSheet.jp

5764A の電気的特性と機能

5764AのメーカーはAnalog Devicesです、この部品の機能は「AD5764」です。


製品の詳細 ( Datasheet PDF )

部品番号 5764A
部品説明 AD5764
メーカ Analog Devices
ロゴ Analog Devices ロゴ 




このページの下部にプレビューと5764Aダウンロード(pdfファイル)リンクがあります。

Total 27 pages

No Preview Available !

5764A Datasheet, 5764A PDF,ピン配置, 機能
Preliminary Technical Data
Complete, Quad, 16-Bit, High Accuracy,
Serial Input, Bipolar Voltage Output DAC
AD5764
FEATURES
Complete quad 16-bit D/A converter
Programmable output range: ±10 V, ±10.25 V, or ±10.5 V
±1 LSB max INL error, ±1 LSB max DNL error
Low noise : 60 nV/√Hz
Settling time: 10µs max
Integrated reference buffers
Internal reference, 10 ppm/°C
On-chip temp sensor, ±5°C accuracy
Output control during power-up/brownout
Programmable short-circuit protection
Simultaneous updating via LDAC
Asynchronous CLR to zero code
Digital offset and gain adjust
Logic output control pins
DSP/microcontroller compatible serial interface
Temperature range:−40°C to +85°C
iCMOS™ Process Technology
APPLICATIONS
Industrial automation
Closed-loop servo control, process control
Data acquisition systems
Automatic Test Equipment
Automotive test and measurement
High accuracy instrumentation
GENERAL DESCRIPTION
The AD5764 is a quad, 16-bit serial input, voltage output
digital-to analog converter that operates from supply voltages of
±12 V up to ±15 V. Nominal full-scale output range is ±10 V,
provided are integrated output amplifiers, reference buffers,
internal reference, and proprietary power-up/power-down
control circuitry. It also features a digital I/O port that may be
programmed via the serial interface, and an analog temperature
sensor. The part incorporates digital offset and gain adjust
registers per channel.
The AD5764 is a high performance converter that offers
guaranteed monotonicity, integral nonlinearity (INL) of ±1 LSB,
low noise and 10 µs settling time and includes an on-chip 5 V
reference with a reference tempco of 10 ppm/°C max. During
power-up (when the supply voltages are changing), Vout is
clamped to 0V via a low impedance path.
The AD5764 uses a serial interface that operates at clock rates up
to 30 MHz and is compatible with DSP and microcontroller
interface standards. Double buffering allows the simultaneous
updating of all DACs. The input coding is programmable to either
twos complement or straight binary formats. The asynchronous
clear function clears all DAC registers to either bipolar zero or
zero-scale depending on the coding used. The AD5764 is ideal for
both closed-loop servo control and open-loop control
applications. The AD5764 is available in a 32-lead TQFP package,
and offers guaranteed specifications over the −40°C to +85°C
industrial temperature range. See functional block diagram,
Figure 1.
iCMOS™ Process Technology
For analog systems designers within industrial/instrumentation equipment OEMs who need high performance ICs at higher-voltage levels, iCMOS is a
technology platform that enables the development of analog ICs capable of 30V and operating at +/-15V supplies while allowing dramatic reductions in
power consumption and package size, and increased AC and DC performance.
Rev. PrC
21-Oct-04
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved.
Free Datasheet http://www.datasheet4u.com/

1 Page





5764A pdf, ピン配列
Preliminary Technical Data
FUNCTIONAL BLOCK DIAGRAM
AD5764
PGND AVDD AVSS AVDD AVSS
REFOUT
DVCC
DGND
+5V
REFERENCE
REFGND
VREF AB
REFERENCE
BUFFERS
RSTOUT
VOLTAGE
MONITOR
AND
CONTROL
RSTIN
ISCC
SDIN
SCLK
SYNC
SDO
D0
D1
BIN/2SCOMP
CLR
INPUT SHIFT
REGISTER
AND
CONTROL
LOGIC
16
INPUT
REG A
M REG A
C REG A
INPUT
REG B
M REG B
C REG B
INPUT
REG C
M REG C
C REG C
INPUT
REG D
M REG D
C REG D
DAC 16
REG A
DAC A
DAC 16
REG B
DAC B
DAC 16
REG C
DAC C
DAC 16
REG D
DAC D
REFERENCE
BUFFERS
G1
G2
G1
G2
G1
G2
G1
G2
TEMP
SENSOR
VOUTA
AGNDA
VOUTB
AGNDB
VOUTC
AGNDC
VOUTD
AGNDD
Figure 1. Functional Block Diagram
LDAC
VREF CD
TEMP
Rev. PrC 21-Oct-04| Page 3 of 28


3Pages


5764A 電子部品, 半導体
AD5764
Preliminary Technical Data
AC PERFORMANCE CHARACTERISTICS
AVDD = +11.4 V to +15.75 V, AVSS = −11.4 V to −15.75 V, AGND = DGND = REFGND = PGND=0 V; REFAB = REFCD= 5 V Ext;
DVCC = 2.7 V to 5.5 V, RLOAD = 10 kΩ, CL = 200 pF. All specifications TMIN to TMAX, unless otherwise noted. Guaranteed by design and
characterization, not production tested.
Table 2.
Parameter
DYNAMIC PERFORMANCE
Output Voltage Settling Time
Slew Rate
Digital-to-Analog Glitch Energy
Glitch Impulse Peak Amplitude
Channel-to-Channel Isolation
DAC-to-DAC Crosstalk
Digital Crosstalk
Digital Feedthrough
A Grade B Grade C Grade Unit
8 8 8 µs typ
10 10 10 µs max
1 1 1 µs max
5 5 5 V/µs typ
5 5 5 nV-s typ
5 5 5 mV max
100 100 100 dB typ
5 5 5 nV-s typ
5 5 nV-s typ
1 1 nV-s typ
Output Noise (0.1 Hz to 10 Hz)
Output Noise (0.1 kHz to 100 kHz)5
1/f Corner Frequency
Output Noise Spectral Density
Complete System Output Noise Spectral
Density6
0.1 0.1 LSB p-p typ
45 45 µV rms max
1 1 kHz typ
60 60 nV/√Hz typ
80 80 nV/√Hz typ
Test Conditions/Comments
Full-scale step
512 LSB step settling
Effect of input bus activity on DAC
output under test
Measured at 10 kHz
Measured at 10 kHz
5 Guaranteed by design and characterization. Not production tested.
6 Includes noise contributions from integrated reference buffers, 16-bit DAC and output amplifier.
Rev. PrC 21-Oct-04| Page 6 of 28

6 Page



ページ 合計 : 27 ページ
 
PDF
ダウンロード
[ 5764A データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
5764A

AD5764

Analog Devices
Analog Devices


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap