DataSheet.jp

IS61LF6432A PDF Datasheet ( 特性, スペック, ピン接続図 )

部品番号 IS61LF6432A
部品説明 SYNCHRONOUS FLOW-THROUGH STATIC RAM
メーカ Integrated Silicon Solution
ロゴ Integrated Silicon Solution ロゴ 



Total 16 pages
		

No Preview Available !

IS61LF6432A Datasheet, IS61LF6432A PDF,ピン配置, 機能
IS61LF6436A
IS61LF6432A
64K x 32, 64Kx36
SYNCHRONOUS FLOW-THROUGH
STATIC RAM
ISSI®
www.DataSheet4U.com
OCTOBER 2005
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Interleaved or linear burst sequence control
using MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Common data inputs and data outputs
• Power-down control by ZZ input
• JEDEC 100-Pin TQFP package
• Power Supply:
+3.3V VDD
+3.3V or 2.5V VDDQ
• Control pins mode upon power-up:
– MODE in interleave burst mode
– ZZ in normal operation mode
• Industrial Temperature Available:
(-40oC to +85oC)
• Lead-free available
DESCRIPTION
The ISSI IS61LF6432A and IS61LF6436A are high-speed,
low-power synchronous static RAM designed to provide a
burstable, high-performance, memory. IS61LF6432A is
organized as 65,536 words by 32 bits. IS61LF6436A is
organized as 65,536 words by 36 bits. They are fabricated
with ISSI's advanced CMOS technology. The device inte-
grates a 2-bit burst counter, high-speed SRAM core, and
high-drive capability outputs into a single monolithic circuit.
All synchronous inputs pass through registers controlled
by a positive-edge-triggered single clock input.
Write cycles are internally self-timed and are initiated by the
rising edge of the clock input. Write cycles can be from one
to four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
BWa controls DQa, BWb controls DQb, BWc controls DQc,
BWd controls DQd, conditioned by BWE being LOW. A
LOW on GW input would cause all bytes to be written.
Bursts can be initiated with either ADSP (Address Status
Processor) or ADSC (Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally by the IS61LF6432A/36A and controlled by the
ADV (burst address advance) input pin.
The mode pin is used to select the burst sequence order.
Linear burst is achieved when this pin is tied LOW. Inter-
leave burst is achieved when this pin is tied HIGH or left
floating.
FAST ACCESS TIME
Symbol
tKQ
tKC
Parameter
Clock Access Time
Cycle Time
Frequency
8.5
8.5
11
90
Unit
ns
ns
MHz
Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. B
08/25/05
1

1 Page





ページ 合計 : 16 ページ
PDF
ダウンロード
[ IS61LF6432A.PDF ]

共有リンク

Link :

おすすめデータシート

部品番号部品説明メーカ
IS61LF6432A

SYNCHRONOUS FLOW-THROUGH STATIC RAM

Integrated Silicon Solution
Integrated Silicon Solution

www.DataSheet.jp    |   2019   |  メール    |   最新    |   Sitemap