DataSheet.jp

IS61LP6432A PDF Datasheet ( 特性, スペック, ピン接続図 )

部品番号 IS61LP6432A
部品説明 64K x 32 or 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM
メーカ Integrated Silicon Solution
ロゴ Integrated Silicon Solution ロゴ 



Total 17 pages
		

No Preview Available !

IS61LP6432A Datasheet, IS61LP6432A PDF,ピン配置, 機能
IS61LP6432A
IS61LP6436A
64K x 32, 64K x 36 SYNCHRONOUS
PIPELINED STATIC RAM
®
ISSIwww.DataSheet4U.com
SEPTEMBER 2005
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Pentium™ or linear burst sequence control using
MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Common data inputs and data outputs
• JEDEC 100-Pin TQFP package
• Power-down snooze mode
• Power Supply:
+3.3V VDD
+3.3V or 2.5V VDDQ (I/O)
• Lead-free available
DESCRIPTION
The ISSI IS61LP6432A/36A is a high-speed synchronous
static RAM designed to provide a burstable, high-perfor-
mance memory for high speed networking and communica-
tion applications. The IS61LP6432A is organized as 64K
words by 32 bits and the IS61LP6436A is organized as 64K
words by 36 bits. Fabricated with ISSI's advanced CMOS
technology, the device integrates a 2-bit burst counter, high-
speed SRAM core, and high-drive capability outputs into a
single monolithic circuit. All synchronous inputs pass
through registers controlled by a positive-edge-triggered
single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be from
one to four bytes wide as controlled by the write control
inputs.
Separate byte enables allow individual bytes to be written.
BW1 controls DQa, BW2 controls DQb, BW3 controls
DQc, BW4 controls DQd, conditioned by BWE being
LOW. A LOW on GW input would cause all bytes to be
written.
Bursts can be initiated with either ADSP (Address Status
Processor) or ADSC (Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the ADV (burst address
advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
FAST ACCESS TIME
Symbol
tKQ
tKC
Parameter
Clock Access Time
Cycle Time
Frequency
-166
3.5
6
166
-133 Units
4 ns
7.5 ns
133 MHz
Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability
arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any
published information and before placing orders for products.
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. B
09/02/05
1

1 Page





ページ 合計 : 17 ページ
PDF
ダウンロード
[ IS61LP6432A.PDF ]

共有リンク

Link :

おすすめデータシート

部品番号部品説明メーカ
IS61LP6432A

64K x 32 or 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM

Integrated Silicon Solution
Integrated Silicon Solution
IS61LP6432A

64K x 32- 64K x 36 SYNCHRONOUS PIPELINED STATIC RAM

Integrated Silicon Solution
Integrated Silicon Solution

www.DataSheet.jp    |   2019   |  メール    |   最新    |   Sitemap