|
|
PDF CYNSE70032 Data sheet ( Hoja de datos )
| Número de pieza | CYNSE70032 | |
| Descripción | Network Search Engine | |
| Fabricantes | Cypress Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de CYNSE70032 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
CYNSE70032
CYNSE70032
Network Search Engine
Cypress Semiconductor Corporation
Document #: 38-02042 Rev. *E
• 3901 North First Street
• San Jose, CA 95134 • 408-943-2600
Revised May 5, 2003
1 page  
LIST OF FIGURES (continued)
wwCwY.DaNtaSShEee7t40U0.c3om2
Figure 13-37. Timing Diagram for Devices Above the Winning Device in Block Number 2 ................ 61
Figure 13-38. Timing Diagram for Globally Winning Device in Block Number 2 ................................. 62
Figure 13-39. Timing Diagram for Devices Below the Winning Device in Block Number 2 ................. 63
Figure 13-40. Timing Diagram for Devices Above the Winning Device in Block Number 3 ................ 64
Figure 13-41. Timing Diagram for Globally Winning Device in Block Number 3 ................................. 65
Figure 13-42. Timing Diagram for Devices Below the Winning Device in Block Number 3
Except Device Number 30 (the Last Device) ........................................................................................ 66
Figure 13-43. Timing Diagram for Device Number 6 in Block Number 3
(Device Number 30 in Depth-Cascaded Table) .................................................................................... 67
Figure 13-44. X136 Table with 31 Devices .......................................................................................... 68
Figure 13-45. Timing Diagram for 272-bit Search (One Device) ......................................................... 69
Figure 13-46. Hardware Diagram for a Table With One Device .......................................................... 69
Figure 13-47. X272 Table with One Device ......................................................................................... 70
Figure 13-48. Hardware Diagram for a Table with Eight Devices ........................................................ 72
Figure 13-49. Timing Diagram for 272-bit Search Device Number 0 ................................................... 73
Figure 13-50. Timing Diagram for 272-bit Search Device Number 1 ................................................... 74
Figure 13-51. Timing Diagram for 272-bit Search Device Number 7 (Last Device) ............................ 75
Figure 13-52. X272 Table with Eight Devices ...................................................................................... 76
Figure 13-53. Hardware Diagram for a Table with 31 Devices ............................................................ 77
Figure 13-54. Hardware Diagram for a Block of up to Eight Devices .................................................. 78
Figure 13-55. Timing Diagram for Each Device in Block Number 0 (Miss on Each Device) ............... 79
Figure 13-56. Timing Diagram for Each Device Above the Winning Device in Block Number 1 ......... 80
Figure 13-57. Timing Diagram for Globally Winning Device in Block Number 1 ................................. 81
Figure 13-58. Timing Diagram for Devices Below the Winning Device in Block Number 1 ................. 82
Figure 13-59. Timing Diagram for Devices Above the Winning Device in Block Number 2 ................ 83
Figure 13-60. Timing Diagram for Globally Winning Device in Block Number 2 ................................. 84
Figure 13-61. Timing Diagram for Devices Below the Winning Device in Block Number 2 ................. 85
Figure 13-62. Timing Diagram for Devices Above the Winning Device in Block Number 3 ................ 86
Figure 13-63. Timing Diagram for Globally WInning Device in Block Number 3 ................................. 87
Figure 13-64. Timing Diagram for Devices Below the Winning Device
in Block Number 3 Except Device Number 30 (the Last Device) ......................................................... 88
Figure 13-65. Timing Diagram of the Last Device in Block Number 3 (Device 30 in the Table) .......... 89
Figure 13-66. X272 Table with 31 Devices .......................................................................................... 90
Figure 13-67. Timing Diagram for Mixed Search (One Device) ........................................................... 91
Figure 13-68. Multiwidth Configurations Example ............................................................................... 91
Figure 13-69. Learn Timing Diagram (TLSZ = 00) ............................................................................... 93
Figure 13-70. Learn Timing Diagram (TLSZ = 01 [Except on the Last Device]) .................................. 94
Figure 13-71. Learn Timing Diagram on Device Number 7 (TLSZ = 01) ............................................. 95
Figure 14-1. Depth-Cascading to Form a Single Block ....................................................................... 96
Figure 14-2. Depth-Cascading Four Blocks ......................................................................................... 97
Figure 14-3. FULL Generation in a Cascaded Table ........................................................................... 98
Figure 15-1. SRAM Read ACCESS (TLSZ = 00, HLAT = 000, LRAM = 1, LDEV = 1) ..................... 100
Figure 15-2. Table of a Block of Eight Devices .................................................................................. 101
Figure 15-3. SRAM Read Through Device Number 0 in a Block of Eight Devices ............................ 102
Figure 15-4. SRAM Read Timing for Device Number 7 in a Block of Eight Devices ......................... 103
Figure 15-5. Table of 31 Devices Made of Four Blocks ..................................................................... 104
Figure 15-6. SRAM Read Through Device Number 0 in a Bank of 31 Devices
(Device Number 0 Timing) .................................................................................................................. 105
Document #: 38-02042 Rev. *E
Page 5 of 126
5 Page 
wwCwY.DaNtaSShEee7t40U0.c3om2
4.4 Pipeline and SRAM Control
Pipeline latency is added to give enough time to a cascaded system’s arbitration logic to determine the device that will drive the
index of the matching entry on the SRAM bus. Pipeline logic adds latency to both the SRAM access cycles and the SSF and SSV
signals in order to align them to the host ASIC that receives the associated data.
4.5 Full Logic
Bit[0] in each of the 68-bit entries has a special purpose for the Learn command (0 = empty, 1 = full). When all the data entries
have bit[0] set to 1, the database asserts the FULL flag, indicating that all the search engines in the depth-cascaded array are full.
5.0 Signal Descriptions
Table 5-1 lists and describes all CYNSE70032 signals.
Table 5-1. CYNSE70032 Signal Description
Parameter
Type[1]
Description
Clocks and Reset
CLK2X
I Master Clock. CYNSE70032 samples all the data and control pins on the positive edge
of CLK2X. All signals are driven out of the device on the rising edge of CLK2X (when
PHS_L is low).
PHS_L
I Phase. This signal runs at half the frequency of CLK2X and generates an internal clock
from CLK2X. See Section 6.0, “Clocks” on page 13.
RST_L
I Reset. Driving RST_L low initializes the device to a known state.
Command and DQ Bus
CMD[8:0]
I Command Bus. [1:0] specifies the command and [8:2] contains the command param-
eters. The descriptions of individual commands explains the details of the parameters.
The encoding of commands based on the [1:0] field are:
00: PIO Read
01: PIO Write
10: Search
11: Learn.
CMDV
I Command Valid. This signal qualifies the command bus:
0: No command
1: Command.
DQ[67:0]
ACK[2]
EOT[2]
I/O Address/Data Bus. This signal carries the Read and Write address and data during
register, data, and mask array operations. It carries the compare data during Search
operations. It also carries the SRAM address during SRAM PIO accesses.
T Read Acknowledge. This signal indicates that valid data is available on the DQ bus
during register, data, and mask array Read operations, or that the data is available on the
SRAM data bus during SRAM Read operations.
T End of Transfer. This signal indicates the end of burst transfer to the data or mask array
during Read or Write burst operations.
SSF T Search Successful Flag. When asserted, this signal indicates that the device is the
global winner in a Search operation.
SSV
T Search Successful Flag Valid. When asserted, this signal qualifies the SSF signal.
SRAM Interface
SADR[21:0]
T SRAM Address. This bus contains address lines to access off-chip SRAMs that contain
associative data. See Table 15-1 for the details of the generated SRAM address. In a
database of multiple CYNSE70032 devices, each corresponding bit of the SRAM address
from all cascaded devices must be connected.
CE_L
T SRAM Chip Enable. This is the chip-enable control for external SRAMs. In a database
of multiple CYNSE70032 devices, CE_L of all cascaded devices must be connected. This
signal is then driven by only one of the devices.
WE_L
T SRAM Write Enable. This is the write-enable control for external SRAMs. In a database
of multiple CYNSE70032 devices, WE_L of all cascaded devices must be connected
together. This signal is then driven by only one of the devices.
Notes:
1. I = Input only, I/O = Input or Output, O = Output only, T = three-state output.
2. ACK and EOT require a weak external pull-down such as 47KΩ or 100KΩ.
Document #: 38-02042 Rev. *E
Page 11 of 126
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet CYNSE70032.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| CYNSE70032 | Network Search Engine | Cypress Semiconductor |
| CYNSE70032 | Network Search Engine | Cypress Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |