|
|
PDF ISL6744 Data sheet ( Hoja de datos )
| Número de pieza | ISL6744 | |
| Descripción | Intermediate Bus PWM Controller | |
| Fabricantes | Intersil Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ISL6744 (archivo pdf) en la parte inferior de esta página. Total 18 Páginas | ||
|
No Preview Available !
®
Data Sheet
September 22, 2005
ISL6744
www.DataSheet4U.com
FN9147.8
Intermediate Bus PWM Controller
The ISL6744 is a low cost, primary side, double-ended
controller intended for applications using full and half-bridge
topologies for unregulated DC/DC converters. It is a voltage-
mode PWM controller designed for half-bridge and full-
bridge power supplies. It provides precise control of
switching frequency, adjustable soft-start, precise deadtime
control with deadtimes as low as 35ns, and overcurrent
shutdown.
Low start-up and operating currents allow for easy biasing in
both AC/DC and DC/DC applications. This advanced
BiCMOS design features low start-up and operating
currents, adjustable switching frequency up to 1MHz, 1A
FET drivers, and very low propagation delays for a fast
response to overcurrent faults.
Ordering Information
PART NUMBER
TEMP.
RANGE (°C)
PACKAGE
PKG.
DWG. #
ISL6744AU
-40 to 105 8 Ld MSOP
M8.118
ISL6744AUZ
(Note)
-40 to 105
8 Ld MSOP
(Pb-free)
M8.118
ISL6744AB
-40 to 105 8 Ld SOIC
M8.15
ISL6744ABZ
(Note)
-40 to 105
8 Ld SOIC
(Pb-free)
M8.15
Add “-T” suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100%
matte tin plate termination finish, which are RoHS compliant and
compatible with both SnPb and Pb-free soldering operations. Intersil
Pb-free products are MSL classified at Pb-free peak reflow
temperatures that meet or exceed the Pb-free requirements of
IPC/JEDEC J STD-020.
Features
• Precision Duty Cycle and Deadtime Control
• 100µA Start-up Current
• Adjustable Delayed Overcurrent Shutdown and Restart
• Adjustable Oscillator Frequency Up to 2MHz
• 1A MOSFET Gate Drivers
• Adjustable Soft-Start
• Internal Over Temperature Protection
• 35ns Control to Output Propagation Delay
• Small Size and Minimal External Component Count
• Input Undervoltage Protection
• Pb-Free Plus Anneal Available (RoHS Compliant)
Applications
• Telecom and Datacom Isolated Power
• DC Transformers
• Bus Converters
Pinout
ISL6744 (SOIC, MSOP)
TOP VIEW
SS 1
RTD 2
CS 3
CT 4
8 VDD
7 OUTB
6 OUTA
5 GND
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2004-2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
1 page  
ISL6744
Electrical Specifications
Recommended operating conditions unless otherwise noted. Refer to Block Diagrawmwawn.dDaTytapiSchael Aept4pUlic.caotiomn
schematic. 9V < VD < 16V, RTD = 51.1kΩ, CT = 470pF, TA = -40°C to 105°C (Note 4), Typical values are at
TA = 25°C (Continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNITS
OSCILLATOR
Charge Current
RTD Voltage
Discharge Current Gain
CT Valley Voltage
CT Peak Voltage
SOFT-START
143 156 170
µA
1.925 2 2.075 V
45 - 65 µA/µA
0.75 0.8 0.85
V
2.70 2.80 2.90
V
Charging Current
SS Clamp Voltage
45 - 68 µA
3.8 4.0 4.2
V
Overcurrent Shutdown Threshold Voltage
(Note 4)
- 3.9 -
V
Overcurrent Discharge Current
Reset Threshold Voltage
(Note 4)
12 15 23
0.25 0.27 0.30
µA
V
OUTPUT
High Level Output Voltage (VOH)
Low Level Output Voltage (VOL)
Rise Time
Fall Time
THERMAL PROTECTION
VDD - VOUTA or VOUTB,
IOUT = -100mA
IOUT = 100mA
CGATE = 1nF, VDD = 12V
CGATE = 1nF, VDD = 12V
-
0.5 2.0
V
-
0.5 1.0
V
- 17 60 ns
- 20 60 ns
Thermal Shutdown
(Note 4)
- 145 -
°C
Thermal Shutdown Clear
(Note 4)
- 130 -
°C
Hysteresis, Internal Protection
(Note 4)
- 15 - °C
NOTES:
3. Specifications at -40°C are guaranteed by design, not production tested.
4. Guaranteed by design, not 100% tested in production.
5 FN9147.8
September 22, 2005
5 Page 
ISL6744
∅0.358
www.DataSheet4U.com
∅0.689
0.807
0.639
0.403
FIGURE 7C. INT. LAYER 2: 2 TURNS PRIMARY WINDING
0.169
0.000
0.000 0.184
0.479
0.774 1.054
FIGURE 7G. PWB DIMENSIONS
FIGURE 7D. INT. LAYER 3: 2 TURNS PRIMARY WINDING
FIGURE 7E. INT. LAYER 4: 1 TURN SECONDARY WINDING
FIGURE 7F. BOTTOM LAYER: 1 TURN SECONDARY AND SR
WINDINGS
MOSFET Selection
The criteria for selection of the primary side half-bridge FETs
and the secondary side synchronous rectifier FETs is largely
based on the current and voltage rating of the device.
However, the FET drain-source capacitance and gate
charge cannot be ignored.
The zero voltage switch (ZVS) transition timing is dependent
on the transformer’s leakage inductance and the
capacitance at the node between the upper FET source and
the lower FET drain. The node capacitance is comprised of
the drain-source capacitance of the FETs and the
transformer parasitic capacitance. The leakage inductance
and capacitance form an LC resonant tank circuit which
determines the duration of the transition. The amount of
energy stored in the LC tank circuit determines the transition
voltage amplitude. If the leakage inductance energy is too
low, ZVS operation is not possible and near or partial ZVS
operation occurs. As the leakage energy increases, the
voltage amplitude increases until it is clamped by the FET
body diode to ground or VIN, depending on which FET
conducts. When the leakage energy exceeds the minimum
required for ZVS operation, the voltage is clamped until the
energy is transferred. This behavior increases the time
window for ZVS operation. This behavior is not without
consequences, however. The transition time and the period
of time during which the voltage is clamped reduces the
effective duty cycle.
The gate charge affects the switching speed of the FETs.
Higher gate charge translates into higher drive requirements
and/or slower switching speeds. The energy required to
drive the gates is dissipated as heat.
The maximum input voltage, VIN, plus transient voltage,
determines the voltage rating required. With a maximum
input voltage of 53V for this application, and if we allow a
10% adder for transients, a voltage rating of 60V or higher
will suffice.
11 FN9147.8
September 22, 2005
11 Page | ||
| Páginas | Total 18 Páginas | |
| PDF Descargar | [ Datasheet ISL6744.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ISL6740 | Flexible Double Ended Voltage and Current Mode PWM Controllers | Intersil Corporation |
| ISL6740A | Flexible Double-Ended Voltage-Mode PWM Controller | Intersil Corporation |
| ISL6741 | Flexible Double Ended Voltage and Current Mode PWM Controllers |  Intersil |
| ISL6742 | Advanced Double-Ended PWM Controller | Intersil Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |