DataSheet.jp

HD404652H の電気的特性と機能

HD404652HのメーカーはHitachi Semiconductorです、この部品の機能は「4-Bit Single-Chip Microcomputer」です。


製品の詳細 ( Datasheet PDF )

部品番号 HD404652H
部品説明 4-Bit Single-Chip Microcomputer
メーカ Hitachi Semiconductor
ロゴ Hitachi Semiconductor ロゴ 




このページの下部にプレビューとHD404652Hダウンロード(pdfファイル)リンクがあります。
Total 30 pages

No Preview Available !

HD404652H Datasheet, HD404652H PDF,ピン配置, 機能
HD404654 Series
4-Bit Single-Chip Microcomputer
Rev. 7.0
Sept. 1999
Description
The HD404654 Series is a member of the HMCS400-series of microcomputers designed to increase
program productivity with large-capacity memory. Each microcomputer has a high-precision dual-tone
multi-frequency (DTMF) generator, three timers, serial interface, voltage comparator, and input capture
circuit.
The HD404654 Series includes three chips: the HD404652 with 2 k-word ROM; the HD404654 with 4 k-
word ROM; and the HD4074654 with 4 k-word PROM (ZTATversion).
The HD4074654 is a PROM version (ZTATmicrocomputer). A program can be written to the PROM by
a PROM writer, which can dramatically shorten system development periods and smooth the process from
debugging to mass production. (The ZTATversion is 27256-compatible.)
ZTAT: Zero Turn Around Time. ZTAT is a trademark of Hitachi Ltd.
Features
www.DataSheet4U.com
27 I/O pins and 5 dedicated input pins
10 high-current output pins: Six 15-mA sinks and four 10-mA sources
Three timer/counters
Eight-bit input capture circuit
Two timer outputs (including two PWM outputs)
One event counter input (including one double-edge function)
One clock-synchronous 8-bit serial interface
Voltage comparator (2 channels)
On-chip DTMF generator (fOSC = 400 kHz, 800 kHz, 2 MHz, 3.58 MHz or 4 MHz)
Built-in oscillators
Main clock: Ceramic or crystal oscillator (an external clock is also possible)
Six interrupt sources
Two by external sources
Four by internal sources
Subroutine stack up to 16 levels, including interrupts

1 Page





HD404652H pdf, ピン配列
Pin Arrangement
HD404654 Series
RD 0 /COMP0
RD 1 /COMP1
TONEC
TONER
VTref
RE 0 /VCref
TEST
OSC1
OSC2
RESET
GND
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
1 42
2 41
3 40
4 39
5 38
6 37
7 36
8 35
9 34
10 33
11 DP-42S 32
12 31
13 30
14 29
15 28
16 27
17 26
18 25
19 24
20 23
21 22
VCC
SEL
R43 /SO1
R42 /SI1
R41 /SCK1
R40 /EVND
R33
R32 /TOD
R31 /TOC
R30
R23
R22
R21
R20
R13
R12
R11
R10
R00 /INT1
D13 /INT0
D12 /STOPC
www.DataSheet4U.com
RE0/VCref
TEST
OSC1
OSC2
RESET
GND
D0
D1
D2
D3
D4
1
2
3
4
5
6
7
8
9
10
11
FP-44A
33 R40 /EVND
32 R33
31 R32 /TOD
30 R31 /TOC
29 R30
28 R23
27 R22
26 R21
25 R20
24 R13
23 R12
(top view)
3


3Pages


HD404652H 電子部品, 半導体
HD404654 Series
Memory Map
ROM Memory Map
The ROM memory map is shown in figure 1 and described below.
0
15
16
63
64
2047
4095
Vector address
Zero-page subroutine
(64 words)
Program & pattern
(HD404652)
Program & pattern
(HD404654, HD4074654)
$0000
$000F
$0010
$003F
$0040
$07FF
$0FFF
0 JMPL instruction $0000
1 (Jump to RESET, STOPC routine) $0001
2 JMPL instruction $0002
3 (Jump to INT0 routine) $0003
4 JMPL instruction $0004
5 (Jump to INT1 routine) $0005
6 JMPL instruction $0006
7 (Jump to timer A routine) $0007
8 Not used
9
$0008
$0009
10 JMPL instruction $000A
11 (Jump to timer C, routine) $000B
12 JMPL instruction $000C
13 (Jump to timer D, routine) $000D
14 JMPL instruction $000E
15 (Jump to serial 1 routine) $000F
Figure 1 ROM Memory Map
Vector Address Area ($0000–$000F): Reserved for JMPL instructions that branch to the start addresses
of the reset and interrupt routines. After MCU reset or an interrupt, program execution continues from the
vector address.
Zero-Page Subroutine Area ($0000–$003F): Reserved for subroutines. The program branches to a
www.DataSheet4sUu.cboromutine in this area in response to the CAL instruction.
Pattern Area ($0000–$0FFF): Contains ROM data that can be referenced with the P instruction.
Program Area ($0000–$07FF (HD404652), $0000–$0FFF (HD404654, HD4074654)): Used for
program coding.
RAM Memory Map
The MCU contains a 512-digit × 4-bit RAM area consisting of a memory register area, a data area, and a
stack area. In addition, an interrupt control bits area, special register area, and register flag area are mapped
onto the same RAM memory space as a RAM-mapped register area outside the above areas. The RAM
memory map is shown in figure 2 and described as follows.
6

6 Page



ページ 合計 : 30 ページ
 
PDF
ダウンロード
[ HD404652H データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
HD404652H

4-Bit Single-Chip Microcomputer

Hitachi Semiconductor
Hitachi Semiconductor
HD404652S

4-Bit Single-Chip Microcomputer

Hitachi Semiconductor
Hitachi Semiconductor


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap