PDF IS61NLF25672 Data sheet ( Hoja de datos )

Número de pieza	IS61NLF25672
Descripción	FLOW THROUGH (NO WAIT) STATE BUS SRAM
Fabricantes	Integrated Silicon Solution
Logotipo
Hay una vista previa y un enlace de descarga de IS61NLF25672 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas
No Preview Available ! IS61NLF25672/IS61NVF25672 IS61NLF51236/IS61NVF51236 IS61NLF102418/IS61NVF102418 256K x 72, 512K x 36 and 1M x 18 18Mb, FLOW THROUGH 'NO WAIT' STATE BUS SRAM ISSI® AUGUST 2005 FEATURES • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single Read/Write control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control using MODE input • Three chip enables for simple depth expansion and address pipelining • Power Down mode • Common data inputs and data outputs • CKE pin to enable clock and suspend operation • JEDEC 100-pin TQFP, 165-ball PBGA and 209- www.DataSbhaelelt4(xU7.c2om) PBGA packages • Power supply: NVF: VDD 2.5V (± 5%), VDDQ 2.5V (± 5%) NLF: VDD 3.3V (± 5%), VDDQ 3.3V/2.5V (± 5%) • JTAG Boundary Scan for PBGA packages • Industrial temperature available • Lead-free available DESCRIPTION The 18 Meg 'NLF/NVF' product family feature high-speed, low-power synchronous static RAMs designed to provide a burstable, high-performance, 'no wait' state, device for networking and communications applications. They are organized as 256K words by 72 bits, 512K words by 36 bits and 1M words by 18 bits, fabricated with ISSI's advanced CMOS technology. Incorporating a 'no wait' state feature, wait cycles are eliminated when the bus switches from read to write, or write to read. This device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers are controlled by a positive-edge-triggered single clock input. Operations may be suspended and all synchronous inputs ignored when Clock Enable, CKE is HIGH. In this state the internal device will hold their previous values. All Read, Write and Deselect cycles are initiated by the ADV input. When the ADV is HIGH the internal burst counter is incremented. New external addresses can be loaded when ADV is LOW. Write cycles are internally self-timed and are initiated by the rising edge of the clock inputs and when WE is LOW. Separate byte enables allow individual bytes to be written. A burst mode pin (MODE) defines the order of the burst sequence. When tied HIGH, the interleaved burst sequence is selected. When tied LOW, the linear burst sequence is selected. FAST ACCESS TIME Symbol Parameter 6.5 7.5 Units tKQ Clock Access Time 6.5 7.5 ns tKC Cycle Time 7.5 8.5 ns Frequency 133 117 MHz Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. B 08/26/05 1 1 page IS61NLF25672/IS61NVF25672 IS61NLF51236/IS61NVF51236 IS61NLF102418/IS61NVF102418 ISSI ® PIN CONFIGURATION — 512K X 36, 165-Ball PBGA (TOP VIEW) 12345678 A NC A CE BWc BWb CE2 CKE ADV B NC A CE2 BWd BWa CLK WE OE 9 A A 10 11 A NC A NC C DQPc NC VDDQ VSS VSS VSS VSS VSS VDDQ NC DQPb D DQc DQc VDDQ VDD VSS VSS VSS VDD VDDQ DQb DQb E DQc DQc VDDQ VDD VSS VSS VSS VDD VDDQ DQb DQb F DQc DQc VDDQ VDD VSS VSS VSS VDD VDDQ DQb DQb G DQc DQc VDDQ VDD VSS VSS VSS VDD VDDQ DQb DQb H NC VDD NC VDD VSS VSS VSS VDD NC NC ZZ J DQd DQd VDDQ VDD VSS VSS VSS VDD VDDQ DQa DQa K DQd DQd VDDQ VDD VSS VSS VSS VDD VDDQ DQa DQa L DQd DQd VDDQ VDD VSS VSS VSS VDD VDDQ DQa DQa M DQd DQd VDDQ VDD VSS VSS VSS VDD VDDQ DQa DQa N DQPd NC VDDQ VSS NC NC NC VSS VDDQ NC DQPa P NC NC A A TDI A1* TDO A A A NC R MODE NC A A TMS A0* TCK A A A A Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired. PIN DESCRIPTIONS Symbol A A0, A1 www.DatAaSDhVeet4U.com WE CLK CKE CE CE2 CE2 BWx (x=a-d) Pin Name Address Inputs Synchronous Burst Address Inputs Synchronous Burst Address Advance/ Load Synchronous Read/Write Control Input Synchronous Clock Clock Enable Synchronous Chip Select Synchronous Chip Select Synchronous Chip Select Synchronous Byte Write Inputs Symbol OE ZZ MODE TCK, TDI TDO, TMS VDD NC DQx DQPx VDDQ VSS Pin Name Output Enable Power Sleep Mode Burst Sequence Selection JTAG Pins 3.3V/2.5V Power Supply No Connect Data Inputs/Outputs Parity Data I/O Isolated output Power Supply 3.3V/2.5V Ground Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. B 08/26/05 5 5 Page IS61NLF25672/IS61NVF25672 IS61NLF51236/IS61NVF51236 IS61NLF102418/IS61NVF102418 LINEAR BURST ADDRESS TABLE (MODE = VSS) 0,0 A1', A0' = 1,1 0,1 1,0 ISSI ® ABSOLUTE MAXIMUM RATINGS(1) Symbol Parameter Value Unit TSTG Storage Temperature –65 to +150 °C PD Power Dissipation 1.6 W IOUT Output Current (per I/O) 100 mA VIN, VOUT Voltage Relative to VSS for I/O Pins –0.5 to VDDQ + 0.3 V VIN Voltage Relative to VSS for for Address and Control Inputs –0.3 to 4.6 V Notes: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the www.DataSohpeeerat4tUio.ncoaml sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. 2. This device contains circuity to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. 3. This device contains circuitry that will ensure the output devices are in High-Z at power up. Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. B 08/26/05 11 11 Page

Páginas	Total 30 Páginas
PDF Descargar	[ Datasheet IS61NLF25672.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
IS61NLF25672	(IS61NVFxxxxx) STATE BUS SRAM	ISSI
IS61NLF25672	FLOW THROUGH (NO WAIT) STATE BUS SRAM	Integrated Silicon Solution

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar