DataSheet.jp

AD9551 の電気的特性と機能

AD9551のメーカーはAnalog Devicesです、この部品の機能は「Multiservice Clock Generator」です。


製品の詳細 ( Datasheet PDF )

部品番号 AD9551
部品説明 Multiservice Clock Generator
メーカ Analog Devices
ロゴ Analog Devices ロゴ 




このページの下部にプレビューとAD9551ダウンロード(pdfファイル)リンクがあります。

Total 30 pages

No Preview Available !

AD9551 Datasheet, AD9551 PDF,ピン配置, 機能
www.DataSheet4U.com
Multiservice Clock Generator
AD9551
FEATURES
Translation between any two standard network rates
Dual reference inputs and dual clock outputs
Pin programmable for standard network rate translation
SPI programmable for arbitrary rational rate translation
Output frequencies from 10 MHz to 900 MHz
Input frequencies from 19.44 MHz to 806 MHz
On-chip VCO
Meets OC-192 high band jitter generation requirement
Supports standard forward error correction (FEC) rates
Supports holdover operation
Supports hitless switchover and phase build-out (even with
unequal reference frequencies)
SPI-compatible 3-wire programming interface
Single supply (3.3 V)
APPLICATIONS
Multiservice switches
Multiservice routers
Exact network clock frequency translation
General-purpose frequency translation
GENERAL DESCRIPTION
The AD9551 accepts one or two reference input signals to synthe-
size one or two output signals. The AD9551 uses a fractional-N
PLL that precisely translates the reference frequency to the desired
output frequency. The input receivers and output drivers provide
both single-ended and differential operation.
Reference conditioning and switchover circuitry internally
synchronizes the two references so that if one reference fails,
there is virtually no phase perturbation at the output.
The AD9551 uses an external crystal and an internal DCXO to
provide for holdover operation. If both references fail, the device
maintains a steady output signal.
The AD9551 provides pin-selectable, preset divider values for
standard (and FEC adjusted) network frequencies. The pin-
selectable frequencies include any combination of 15 possible
input frequencies and 16 possible output frequencies. A SPI
interface provides further flexibility by making it possible to
program almost any rational input/output frequency ratio.
The AD9551 is a clock generator that employs fractional-N-based
phase-locked loops (PLL) using sigma-delta (Σ-Δ) modulators
(SDMs). The fractional frequency synthesis capability enables
the device to meet the frequency and feature requirements for
multiservice switch applications. The AD9551 precisely generates
a wide range of standard frequencies when using any one of those
same standard frequencies as a timing base (reference). The
primary challenge of this function is the precise generation of the
desired output frequency because even a slight output frequency
error can cause problems for downstream clocking circuits in
the form of bit or cycle slips. The requirement for exact frequency
translation in such applications necessitates the use of a frac-
tional-N-based PLL architecture with variable modulus.
BASIC BLOCK DIAGRAM
CRYSTAL
(26MHz)
REFA
REFB
REFERENCE
CONDITIONING
AND SWITCH-
OVER
HOLDOVER
LOOP
PLL
OUTPUT
CIRCUITRY
OUT1
OUT2
PIN-DEFINED AND SERIAL
PROGRAMMING
Figure 1.
AD9551
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2009 Analog Devices, Inc. All rights reserved.

1 Page





AD9551 pdf, ピン配列
www.DataSheet4U.com
AD9551
The AD9551 is easily configured using the external control pins
(A[3:0], B[3:0], and Y[3:0]). The logic state of these pins sets pre-
defined divider values that establish a specific input-to-output
frequency ratio. For applications requiring other frequency ratios,
the user can override any of the preconfigured divider settings
via the serial port, which enables a very wide range of
applications.
The AD9551 includes reference signal processing blocks that
enable a smooth switching transition between two reference
inputs. This circuitry automatically detects the presence of the
reference input signals. If only one input is present, the device
uses it as the active reference. If both inputs are present, one
becomes the active reference and the other becomes the alter-
nate reference. The circuitry edge-aligns the backup reference
The AD9551 architecture consists of two cascaded PLL stages.
with the active reference. If the active reference fails, the circuitry
The first stage consists of fractional division (via SDM), followed
automatically switches to the backup reference (if available),
by a digital PLL that uses a crystal resonator-based DCXO. The
making it the new active reference. Meanwhile, if the failed
DCXO relies on an external crystal with a resonant frequency in
reference is once again available, it becomes the new backup
the range of 19.44 MHz to 52 MHz. The DCXO constitutes the
reference and is edge-aligned with the new active reference
first PLL, which operates within a narrow frequency range
(a precaution against failure of the new active reference).
(±50 ppm) around the crystal resonant frequency. This PLL has
a loop bandwidth of approximately 180 Hz, providing initial jitter
cleanup of the input reference signal. The second stage is a fre-
quency multiplying PLL that translates the first stage output
frequency (in the range of 19.44 MHz to 104 MHz) up to
~3.7 GHz. This PLL incorporates an SDM-based fractional
feedback divider that enables fractional frequency multiplication.
Programmable integer dividers at the output of this second PLL
establish a final output frequency of up to 900 MHz.
If neither reference can be used, the AD9551 supports a holdover
mode. Note that the external crystal is necessary to provide the
switchover and holdover functionality. It is also the clock source
for the reference synchronization and monitoring functions.
The AD9551 relies on a single external capacitor for the output
PLL loop filter. With proper termination, the output is compatible
with LVPECL, LVDS, or CMOS logic levels, although the AD9551
is implemented in a strictly CMOS process.
It is important to understand that the architecture of the AD9551
produces an output frequency that is most likely not coherent
The AD9551 operates over the extended industrial temperature
range of −40°C to +85°C.
with the input reference frequency. The reason is that the input
and crystal frequencies typically are not harmonically related
and neither are the output and crystal frequencies. As a result,
there is generally no relationship between the phase of the input
and output signals.
FUNCTIONAL BLOCK DIAGRAM
INPUT PLL
LOCKED
XTAL1 XTAL0
OUTPUT PLL
LOCKED
LF
REFA, REFA
2 fREFA
NA
SDMA
REFB, REFB
2 fREFB
NB
TEST
MUX
AD9551
19.44MHz MODE
P DIG.
F LOOP
D FILTER
DCXO
LOOP
CONFIGURATION
LOCK
DETECT
fIF
P
F
D
CHARGE
PUMP
3350MHz TO
4050MHz
VCO
4 TO
11
P0
1 TO
63
P1
fOUT1 2
SCLK, SDIO,
CS
SDMB
REFERENCE
MONITOR
SAMPLE RATE
CONTROL
3 REGISTER BANK
NA, MODA, FRACA
N = 4N1 + N0
N1 4/5
SDM
N
1 TO
63
P2
fOUT2 2
A[3:0]
B[3:0]
Y[3:0]
4
4 PRECONFIGURED
4 DIVIDER VALUES
NB, MODB, FRACB
N, MOD, FRAC, P0, P1, P2
19.44MHz MODE
P2, P1, P0
Figure 2.
Rev. A | Page 3 of 40
OUT1, OUT1
OUT2, OUT2


3Pages


AD9551 電子部品, 半導体
AD9551www.DataSheet4U.com
LOGIC INPUT PINS
Table 6.
Parameter
INPUT CHARACTERISTICS1
Logic 1 Voltage, VIH
Min Typ
1.0
Max
Logic 0 Voltage, VIL
Logic 1 Current, IIH
Logic 0 Current, IIL
0.8
3
17
1 The A[3:0], B[3:0], Y[3:0], and OUTSEL pins have 100 kΩ internal pull-up resistors.
RESET PIN
Table 7.
Parameter
INPUT CHARACTERISTICS1
Input Voltage High, VIH
Input Voltage Low, VIL
Input Current High, IINH
Input Current Low, IINL
MINIMUM PULSE WIDTH HIGH
Min
1.8
2
Typ
0.3
31
Max
1.3
12.5
43
1 The RESET pin has a 100 kΩ internal pull-up resistor, so the default state of the device is reset.
Unit
V
V
μA
μA
Unit
V
V
μA
μA
ns
Test Conditions/Comments
For the CMOS inputs, a static Logic 1 results
from either a pull-up resistor or no connection
LOGIC OUTPUT PINS
Table 8.
Parameter
OUTPUT CHARACTERISTICS
Output Voltage High, VOH
Output Voltage Low, VOL
Min Typ
2.7
Max Unit
V
0.4 V
SERIAL CONTROL PORT
Table 9.
Parameter
CS
Input Logic 1 Voltage
Input Logic 0 Voltage
Input Logic 1 Current
Input Logic 0 Current
Input Capacitance
SCLK
Input Logic 1 Voltage
Input Logic 0 Voltage
Input Logic 1 Current
Input Logic 0 Current
Input Capacitance
SDIO
Input
Input Logic 1 Voltage
Input Logic 0 Voltage
Min
1.6
1.6
1.6
Typ Max Unit Test Conditions/Comments
V
0.5 V
0.03 μA
2 μA
2 pF
V
0.5 V
2 μA
0.03 μA
2 pF
V
0.5 V
Rev. A | Page 6 of 40

6 Page



ページ 合計 : 30 ページ
 
PDF
ダウンロード
[ AD9551 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
AD9550

Integer-N Clock Translator

Analog Devices
Analog Devices
AD9551

Multiservice Clock Generator

Analog Devices
Analog Devices
AD9552

Oscillator Frequency Up Converter

Analog Devices
Analog Devices
AD9553

Flexible Clock Translator

Analog Devices
Analog Devices


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap