|
|
PDF ASM3P2180A Data sheet ( Hoja de datos )
| Número de pieza | ASM3P2180A | |
| Descripción | Peak Reducing EMI Solution | |
| Fabricantes | Alliance Semiconductor Corporation | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de ASM3P2180A (archivo pdf) en la parte inferior de esta página. Total 7 Páginas | ||
|
No Preview Available !
September 2004
ASM3P2180A
rev 1.0
www.DataSheet4U.com
Peak Reducing EMI Solution
Features
• Generates an EMI optimized clocking
signal at the output.
• Selectable output frequency range.
• Single 1.25% or 2.4% down spread
output.
• Integrated loop filter components.
• Operates with a 3.3V supply.
• Low-power CMOS design.
• Available in 8-pin SOIC and 8-pin
TSSOP packages.
Product Description
The ASM3P2180A is a versatile Spread
Spectrum frequency modulator designed
specifically for a wide range of clock
frequencies. The ASM3P2180A reduces
electromagnetic interference (EMI) at the clock
source, allowing system wide reduction of EMI
of down stream clock and data dependent
signals. The ASM3P2180A allows significant
system cost savings by reducing the number of
circuit board layers and shielding that are
traditionally required to pass EMI regulations.
The ASM3P2180A modulates the output of a
single PLL in order to “spread” the bandwidth of
a synthesized clock, thereby decreasing the
peak amplitudes of its harmonics. This results in
significantly lower system EMI compared to the
typical narrow band signal produced by
oscillators and most clock generators. Lowering
EMI by increasing a signal’s bandwidth is called
spread spectrum clock generation.
The ASM3P2180A uses the most efficient and
optimized modulation profile approved by the
FCC and is implemented by using a proprietary
all-digital method.
Applications
The ASM3P2180A is targeted towards notebook
LCD displays, other displays using an LVDS
interface, PC peripheral devices and embedded
systems.
Key Specifications
Description
Supply voltages
Frequency
range
FS1=0
FS1=1
Cycle-to-cycle jitter
Selectable spread percentage
Output duty cycle
Output rise and fall time
Specification
VDD = 3.3V ± 5%
6 MHz ≤ Fin ≤10 MHz
18 MHz ≤ Fin ≤ 30 MHz
325 pS (max)
-1.25% or –2.4%
45/55% (worst case)
5ns (maximum)
Simplified Block Diagram
3.3V
X1
X2
ASM3P2180A
Spread spectrum output
(EMI suppressed)
Alliance Semiconductor
2595, Augustine Drive • Santa Clara • CA 95054 • Tel 408 855 4900 • Fax 408 855 4999 • www.alsc.com
Notice: The information in this document is subject to change without notice.
1 page  
September 2004
wwwr.eDavta1S.h0eet4U.com
8-Pin TSSOP Package
ASM3P2180A
H
D
e
B
A2
A
A1
θ
Symbol
A
A1
A2
B
C
D
E
e
H
L
θ
Dimensions
in inches
Min Max
0.047
0.002
0.006
0.031
0.041
0.007
0.012
0.004
0.008
0.114
0.122
0.169
0.177
0.026 BSC
0.244
0.260
0.018
0.030
0° 8°
Dimensions
in millimeters
Min Max
1.10
0.05
0.15
0.80
1.05
0.19
0.30
0.09
0.20
2.90
3.10
4.30
4.50
0.65 BSC
6.20
6.60
0.45
0.75
0° 8°
E
C
L
Peak Reducing EMI Solution
Notice: The information in this document is subject to change without notice.
5 of 7
5 Page | ||
| Páginas | Total 7 Páginas | |
| PDF Descargar | [ Datasheet ASM3P2180A.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| ASM3P2180A | Peak Reducing EMI Solution |  ON Semiconductor |
| ASM3P2180A | Peak Reducing EMI Solution | Alliance Semiconductor Corporation |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |