DataSheet.jp

U631H64 PDF Datasheet ( 特性, スペック, ピン接続図 )

部品番号 U631H64
部品説明 SoftStore 8K x 8 nvSRAM
メーカ Simtek Corporation
ロゴ Simtek Corporation ロゴ 



Total 13 pages
		

No Preview Available !

U631H64 Datasheet, U631H64 PDF,ピン配置, 機能
Obsolete - Not Recommended for New Designs
U631H64
SoftStore 8K x 8 nvSRAM
Features
High-performance CMOS non-
volatile static RAM 8192 x 8 bits
25, 35 and 45 ns Access Times
12, 20 and 25 ns Output Enable
Access Times
Software STORE Initiation
(STORE Cycle Time < 10 ms)
Automatic STORE Timing
105 STORE cycles to EEPROM
www.DataSheet4U.1c0omyears data retention in
EEPROM
Automatic RECALL on Power Up
Software RECALL Initiation
(RECALL Cycle Time < 20 μs)
Unlimited RECALL cycles from
EEPROM
Unlimited Read and Write to
SRAM
Single 5 V ± 10 % Operation
Operating temperature ranges:
0 to 70 °C
-40 to 85 °C
QS 9000 Quality Standard
ESD characterization according
MIL STD 883C M3015.7-HBM
(classification see IC Code
Numbers)
RoHS compliance and Pb- free
Packages: PDIP28 (300 mil)
SOP28 (330 mil)
Description
The U631H64 has two separate
modes of operation: SRAM mode
and nonvolatile mode. In SRAM
mode, the memory operates as an
ordinary static RAM. In nonvolatile
operation, data is transferred in
parallel from SRAM to EEPROM or
from EEPROM to SRAM. In this
mode SRAM functions are disab-
led.
The U631H64 is a fast static RAM
(25, 35, 45 ns), with a nonvolatile
electrically erasable PROM
(EEPROM) element incorporated
in each static memory cell. The
SRAM can be read and written an
unlimited number of times, while
independent nonvolatile data resi-
des in EEPROM. Data transfers
from the SRAM to the EEPROM
(the STORE operation), or from the
EEPROM to the SRAM (the
RECALL operation) are initiated
through software sequences.
The U631H64 combines the high
performance and ease of use of a
fast SRAM with nonvolatile data
integrity.
Once a STORE cycle is initiated,
further input or output are disabled
until the cycle is completed.
Because a sequence of addresses
is used for STORE initiation, it is
important that no other read or
write accesses intervene in the
sequence or the sequence will be
aborted.
Internally, RECALL is a two step
procedure. First, the SRAM data is
cleared and second, the nonvola-
tile information is transferred into
the SRAM cells.
The RECALL operation in no way
alters the data in the EEPROM
cells. The nonvolatile data can be
recalled an unlimited number of
times.
Pin Configuration
Pin Description
n.c.
A12
A7
A6
A5
A4
A3
A2
A1
A0
DQ0
DQ1
DQ2
VSS
1 28
2 27
3 26
4 25
5 24
6 23
7 PDIP 22
8 SOP 21
9 20
10 19
11 18
12 17
13 16
14 15
VCC
W
n.c.
A8
A9
A11
G
A10
E
DQ7
DQ6
DQ5
DQ4
DQ3
Top View
Signal Name
A0 - A12
DQ0 - DQ7
E
G
W
VCC
VSS
Signal Description
Address Inputs
Data In/Out
Chip Enable
Output Enable
Write Enable
Power Supply Voltage
Ground
March 31, 2006
STK Control #ML0045
1
Rev 1.0

1 Page





ページ 合計 : 13 ページ
PDF
ダウンロード
[ U631H64.PDF ]

共有リンク

Link :

おすすめデータシート

部品番号部品説明メーカ
U631H64

SoftStore 8K x 8 nvSRAM

ETC
ETC
U631H64

SoftStore 8K x 8 nvSRAM

Simtek Corporation
Simtek Corporation

www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap