|
|
PDF SLGSSTVF16859H Data sheet ( Hoja de datos )
| Número de pieza | SLGSSTVF16859H | |
| Descripción | DDR 13 to 26 Bit Registered Buffer | |
| Fabricantes | Silego | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de SLGSSTVF16859H (archivo pdf) en la parte inferior de esta página. Total 11 Páginas | ||
|
No Preview Available !
DDR 13 to 26 Bit Registered Buffer
Applications:
• PC1600/2100/2700/3200 DDR memory modules
• 1:2 Outputs for stacked DDR DIMMS
• SSTL_2 compatible data registers
Features:
• Compatible with JEDEC standard SSTV16859
• Differential Clock inputs
• SSTL_2 data input signaling
• Supports SSTL_2 class I output specifications
• Output circuitry minimizes effects of SSO
www.DataSheet4U.c•om
and unterminated lines
LVCMOS input levels on RESET pin
• 2.3V-2.7V Operation for PC1600/2100/2700
• 2.5V-2.7V Operation for PC3200
• Max Clock frequency > 210MHz
Block Diagram
CLK 48
CLK 49
RESET 51
.D1 35
VREF 45
.
..
R
CLK
.
D1
16 Q1A
32 Q1B
To 12 other channels
SLGSSTVF16859H/V
Pin Configuration
Q13A
Q12A
Q11A
Q10A
Q9A
VDDQ
GND
Q8A
Q7A
Q6A
Q5A
Q4A
Q3A
Q2A
GND
Q1A
Q13B
VDDQ
Q12B
Q11B
Q10B
Q9B
Q8B
Q7B
Q6B
GND
VDDQ
Q5B
Q4B
Q3B
Q2B
Q1B
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
64 VDDQ
63 GND
62 D13
61 D12
60 VDD
59 VDDQ
58 GND
57 D11
56 D10
55 D9
54 GND
53 D8
52 D7
51 RESET
50 GND
49 CLK
48 CLK
47 VDDQ
46 VDD
45 VREF
44 D6
43 GND
42 D5
41 D4
40 D3
39 GND
38 VDDQ
37 VDD
36 D2
35 D1
34 GND
33 VDDQ
64-Pin TSSOP
6.1mm body, 0.50mm pitch
Truth Table
Inputs
RESET CLK CLK D
L X, or X, or X, or
Floating Floating Floating
HH
HL
H L or H L or H X
Q Outputs
Q
L
H
L
Q0(2)
Notes:
1. H = High Signal Level
L = Low Signal Level
= Transition LOW-to-HIGH
= Transition HIGH-to-LOW
X = Don’t care
2. Output level prior to indicated steady state
input conditions established.
Silego Technology Inc.
(408) 327-8800
1
PRELIMINARY
Data is subject to change.
May 28, 2003
1 page  
SLGSSTVF16859H/V
SLGSSTVF16859H/V DC Electrical Characteristics - ( For PC1600/2100/2700)
TA = 0 - 70oC; VDD = 2.5 +/-0.2V, VDDQ = 2.5 +/-0.2V; (unless otherwise stated)
SMBL PARAMETERS
CONDITIONS
VDDQ
MIN TYP MAX
VIK II = -18mA
2.3V -1.2
VOH
IOH = -100µA
2.3V -2.7V VDDQ -
0.2
IOH = -8mA
2.3V 1.95
VOL
www.DataSheet4U.com
IOL = 100µA
IOL = 8mA
2.3V -2.7V
2.3V
0.2
0.35
II All Inputs
VI = VDD or GND
2.7V
+5
Standby (Static) RESET = GND
IDD Operating (Static) VI = VIH(AC) or VIL(AC),
RESET = VDD
2.7V
10
52
IDDD
Dynamic
operating
(clock only)
Dynamic
Operating
(per each data
input)
RESET = VDD,
VI = VIH(AC) or VIL(AC),
CLK & CLK switching
50% duty cycle
RESET = VDD,
VI = VIH(AC) or VIL(AC),
CLK & CLK switching
50% duty cycle. One data
input switching at half
clock frequency, 50%
duty cycle
IO = 0
2.5V
75
15
rOH Output High
IOH = -20mA
2.3V-2.7V
7
13.5 20
rOL Output Low
IOL = 20mA
2.3V-2.7V
7
13 20
rO(D) [rOH - rOL] each IO = 20mA, TA = 25oC
separate bit
2.5V
4
Data Inputs
VI = VREF + 310 mV
Ci CLK and CLK VICR=1.25V, VI(PP) = 360mV
2.5
2.5V
2.5
3.5
3.5
RESET
VI = VDD or GND
2.5 3.5
UNITS
V
µA
µA
mA
µΑ/
ΜΗz
µΑ/
clock
MHZ/
data
Ω
Ω
Ω
pF
Silego Technology Inc.
(408) 327-8800
5
PRELIMINARY
Data is subject to change.
May 28, 2003
5 Page 
SLGSSTVF16859H/V
Ordering Information:
Package type
TSSOP-64pin
6.1mm body
www.DataSheet4U.comVFQFN VLLD-2
56pin 8.0x8.0mm body
VFQFN VLLD-2
56pin 8.0x8.0mm body
Package suffix
H
V
V
Topside marking
SLGSSTVF16859H
SLGSSTVF16859V
SLGSSTVF16859V
Ordering code
SLGSSTVF16859H-TR
(2,000 pcs/Reel)
SLGSSTVF16859V-TR
(2,000 pcs/Reel)
SLGSSTVF16859V
(2,000 pcs/Tray)
Silego Technology Inc. reserves the right at any time to change specifications and circuitry without notice. Silego Technology Inc.
does not assume responsibility for use of circuitry described. Circuit patent licenses are not implied. Silego Technology Inc. prod-
ucts are not authorized for use as critical components in life support devices or systems without obtaining express written approval
from the president of Silego Technology Inc. A component is a critical component if failure to perform affects safety, effectiveness,
or causes failure of the life support system. These systems are intended for surgical implant into the body, or support or sustain life,
or whose failure to perform when properly used can be reasonably expected to result in injury to the user.
Silego Technology Inc.
(408) 327-8800
11
PRELIMINARY
Data is subject to change.
May 28, 2003
11 Page | ||
| Páginas | Total 11 Páginas | |
| PDF Descargar | [ Datasheet SLGSSTVF16859H.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| SLGSSTVF16859H | DDR 13 to 26 Bit Registered Buffer | Silego |
| SLGSSTVF16859V | DDR 13 to 26 Bit Registered Buffer | Silego |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |