PDF IS61NLP6436A Data sheet ( Hoja de datos )

Número de pieza	IS61NLP6436A
Descripción	(IS61NVPxxxxxA) STATE BUS SRAM
Fabricantes	ISSI
Logotipo
Hay una vista previa y un enlace de descarga de IS61NLP6436A (archivo pdf) en la parte inferior de esta página. Total 21 Páginas
No Preview Available ! IS61NLP6432A IS61NLP6436A/IS61NVP6436A IS61NLP12818A/IS61NVP12818A ISSI® 64K x 32, 64K x 36, and 128K x 18 2Mb, PIPELINE 'NO WAIT' STATE BUS SRAM PRELIMINARY INFORMATION SEPTEMBER 2005 FEATURES www.DataSheet4U.com • 100 percent bus utilization • No wait cycles between Read and Write • Internal self-timed write cycle • Individual Byte Write Control • Single R/W (Read/Write) control pin • Clock controlled, registered address, data and control • Interleaved or linear burst sequence control using MODE input • Three chip enables for simple depth expansion and address pipelining • Power Down mode • Common data inputs and data outputs • CKE pin to enable clock and suspend operation • JEDEC 100-pin TQFP package • Power supply: NVP: VDD 2.5V (± 5%), VDDQ 2.5V (± 5%) NLP: VDD 3.3V (± 5%), VDDQ 3.3V/2.5V (± 5%) • Industrial temperature available • Lead-free available DESCRIPTION The 2 Meg 'NLP/NVP' product family feature high-speed, low-power synchronous static RAMs designed to provide a burstable, high-performance, 'no wait' state, device for networking and communications applications. They are organized as 64K words by 32 bits, 64K words by 36 bits, and 128K words by 18 bits, fabricated with ISSI's advanced CMOS technology. Incorporating a 'no wait' state feature, wait cycles are eliminated when the bus switches from read to write, or write to read. This device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers are controlled by a positive-edge-triggered single clock input. Operations may be suspended and all synchronous inputs ignored when Clock Enable, CKE is HIGH. In this state the internal device will hold their previous values. All Read, Write and Deselect cycles are initiated by the ADV input. When the ADV is HIGH the internal burst counter is incremented. New external addresses can be loaded when ADV is LOW. Write cycles are internally self-timed and are initiated by the rising edge of the clock inputs and when WE is LOW. Separate byte enables allow individual bytes to be written. A burst mode pin (MODE) defines the order of the burst sequence. When tied HIGH, the interleaved burst sequence is selected. When tied LOW, the linear burst sequence is selected. FAST ACCESS TIME Symbol tKQ tKC Parameter Clock Access Time Cycle Time Frequency -250 -200 Units 2.6 3.1 ns 4 5 ns 250 200 MHz Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. 00A 08/31/05 1 1 page IS61NLP6432A IS61NLP6436A/IS61NVP6436A IS61NLP12818A/IS61NVP12818A STATE DIAGRAM READ BEGIN READ DS READ READ WRITE DS WRITE BEGIN WRITE ISSI® WRITE www.DataSheet4U.com READ BURST BURST BURST READ DESELECT BURST WRITE DS BURST DS WRITE DS READ BURST WRITE BURST SYNCHRONOUS TRUTH TABLE(1) Operation Address Used CE CE2 CE2 ADV WE BWx OE CKE CLK Not Selected N/A H X X L X X X L ↑ Not Selected N/A X L X L X X X L ↑ Not Selected N/A X X H L X X X L ↑ Not Selected Continue N/A X X X H X X X L ↑ Begin Burst Read External Address L H L L H X L L ↑ Continue Burst Read Next Address X X X H X X L L ↑ NOP/Dummy Read External Address L H L L H X H L ↑ Dummy Read Next Address X X X HX X H L ↑ Begin Burst Write External Address L H L L L L X L ↑ Continue Burst Write Next Address X X X H X L X L ↑ NOP/Write Abort N/A L H L L L H X L ↑ Write Abort Next Address X X X H X H X L ↑ Ignore Clock Current Address X X X X X X X H ↑ Notes: 1. "X" means don't care. 2. The rising edge of clock is symbolized by ↑ 3. A continue deselect cycle can only be entered if a deselect cycle is executed first. 4. WE = L means Write operation in Write Truth Table. WE = H means Read operation in Write Truth Table. 5. Operation finally depends on status of asynchronous pins (ZZ and OE). Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. 00A 08/31/05 5 5 Page IS61NLP6432A IS61NLP6436A/IS61NVP6436A IS61NLP12818A/IS61NVP12818A 2.5V I/O AC TEST CONDITIONS Parameter Input Pulse Level Input Rise and Fall Times Input and Output Timing and Reference Level Output Load Unit 0V to 2.5V 1.5 ns 1.25V See Figures 3 and 4 www.DataShee2t4.U5.cVomI/O OUTPUT LOAD EQUIVALENT OUTPUT ZO = 50Ω Figure 3 50Ω 1.25V ISSI® +2.5V 1,667 Ω OUTPUT 1,538 Ω 5 pF Including jig and scope Figure 4 Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. 00A 08/31/05 11 11 Page

Páginas	Total 21 Páginas
PDF Descargar	[ Datasheet IS61NLP6436A.PDF ]

Hoja de datos destacado

Número de pieza	Descripción	Fabricantes
IS61NLP6436A	(IS61NVPxxxxxA) STATE BUS SRAM	ISSI

Número de pieza	Descripción	Fabricantes
SLA6805M	High Voltage 3 phase Motor Driver IC.	Sanken
SDC1742	12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters.	Analog Devices

DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares,
permitiéndote verlos en linea o descargarlos en PDF.

DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar