DataSheet.jp

386DX の電気的特性と機能

386DXのメーカーはIntel Corporationです、この部品の機能は「32-bit Chmos Microprocessor」です。


製品の詳細 ( Datasheet PDF )

部品番号 386DX
部品説明 32-bit Chmos Microprocessor
メーカ Intel Corporation
ロゴ Intel Corporation ロゴ 




このページの下部にプレビューと386DXダウンロード(pdfファイル)リンクがあります。

Total 30 pages

No Preview Available !

386DX Datasheet, 386DX PDF,ピン配置, 機能
www.DataSheet4U.com
Intel386TM DX MICROPROCESSOR
32-BIT CHMOS MICROPROCESSOR
WITH INTEGRATED MEMORY MANAGEMENT
Y Flexible 32-Bit Microprocessor
8 16 32-Bit Data Types
8 General Purpose 32-Bit Registers
Y Very Large Address Space
4 Gigabyte Physical
64 Terabyte Virtual
4 Gigabyte Maximum Segment Size
Y Integrated Memory Management Unit
Virtual Memory Support
Optional On-Chip Paging
4 Levels of Protection
Fully Compatible with 80286
Y Object Code Compatible with All 8086
Family Microprocessors
Y Virtual 8086 Mode Allows Running of
8086 Software in a Protected and
Paged System
Y Hardware Debugging Support
Y Optimized for System Performance
Pipelined Instruction Execution
On-Chip Address Translation Caches
20 25 and 33 MHz Clock
40 50 and 66 Megabytes Sec Bus
Bandwidth
Y Numerics Support via Intel387TM DX
Math Coprocessor
Y Complete System Development
Support
Software C PL M Assembler
System Generation Tools
Debuggers PSCOPE ICETM-386
Y High Speed CHMOS IV Technology
Y 132 Pin Grid Array Package
Y 132 Pin Plastic Quad Flat Package
(See Packaging Specification Order 231369)
The Intel386 DX Microprocessor is an entry-level 32-bit microprocessor designed for single-user applications
and operating systems such as MS-DOS and Windows The 32-bit registers and data paths support 32-bit
addresses and data types The processor addresses up to four gigabytes of physical memory and 64 terabytes
(2 46) of virtual memory The integrated memory management and protection architecture includes address
translation registers multitasking hardware and a protection mechanism to support operating systems Instruc-
tion pipelining on-chip address translation ensure short average instruction execution times and maximum
system throughput
The Intel386 DX CPU offers new testability and debugging features Testability features include a self-test and
direct access to the page translation cache Four new breakpoint registers provide breakpoint traps on code
execution or data accesses for powerful debugging of even ROM-based systems
Object-code compatibility with all 8086 family members (8086 8088 80186 80188 80286) means the
Intel386 DX offers immediate access to the world’s largest microprocessor software base
Intel386TM DX Pipelined 32-Bit Microarchitecture
Intel386TM DX and Intel387TM DX are Trademarks of Intel Corporation
MS-DOS and Windows are Trademarks of MICROSOFT Corporation
231630 – 49
Other brands and names are the property of their respective owners
Information in this document is provided in connection with Intel products Intel assumes no liability whatsoever including infringement of any patent or
copyright for sale and use of Intel products except as provided in Intel’s Terms and Conditions of Sale for such products Intel retains the right to make
changes to these specifications at any time without notice Microcomputer Products may have minor variations to this specification known as errata
COPYRIGHT INTEL CORPORATION 1995
December 1995
Order Number 231630-011

1 Page





386DX pdf, ピン配列
www.DataSheet4U.com
Intel386TM DX MICROPROCESSOR
32-BIT CHMOS MICROPROCESSOR
WITH INTEGRATED MEMORY MANAGEMENT
CONTENTS
1 PIN ASSIGNMENT
1 1 Pin Description Table
2 BASE ARCHITECTURE
2 1 Introduction
2 2 Register Overview
2 3 Register Descriptions
2 4 Instruction Set
2 5 Addressing Modes
2 6 Data Types
2 7 Memory Organization
2 8 I O Space
2 9 Interrupts
2 10 Reset and Initialization
2 11 Testability
2 12 Debugging Support
3 REAL MODE ARCHITECTURE
3 1 Real Mode Introduction
3 2 Memory Addressing
3 3 Reserved Locations
3 4 Interrupts
3 5 Shutdown and Halt
4 PROTECTED MODE ARCHITECTURE
4 1 Introduction
4 2 Addressing Mechanism
4 3 Segmentation
4 4 Protection
4 5 Paging
4 6 Virtual 8086 Environment
5 FUNCTIONAL DATA
5 1 Introduction
5 2 Signal Description
5 2 1 Introduction
5 2 2 Clock (CLK2)
5 2 3 Data Bus (D0 through D31)
5 2 4 Address Bus (BEO through BE3 A2 through A31)
5 2 5 Bus Cycle Definition Signals (W R D C M IO LOCK )
5 2 6 Bus Control Signals (ADS READY NA BS16 )
5 2 7 Bus Arbitration Signals (HOLD HLDA)
5 2 8 Coprocessor Interface Signals (PEREQ BUSY ERROR )
5 2 9 Interrupt Signals (INTR NMI RESET)
5 2 10 Signal Summary
PAGE
5
6
8
8
8
9
15
18
20
22
23
24
27
28
28
32
32
33
34
34
34
34
34
35
36
46
52
56
61
61
61
61
62
62
62
63
64
65
65
66
67
3


3Pages


386DX 電子部品, 半導体
www.DataSheet4U.com
Intel386TM DX MICROPROCESSOR
1 1 PIN DESCRIPTION TABLE
The following table lists a brief description of each pin on the Intel386 DX The following definitions are used in
these descriptions
The named signal is active LOW
I Input signal
O Output signal
I O Input and Output signal
No electrical connection
For a more complete description refer to Section 5 2 Signal Description
Symbol
CLK2
D31 – D0
A31 – A2
BE0 –BE3
WR
DC
M IO
LOCK
ADS
NA
READY
BS16
HOLD
Type
I
IO
O
O
O
O
O
O
O
I
I
I
I
Name and Function
CLK2 provides the fundamental timing for the Intel386 DX
DATA BUS inputs data during memory I O and interrupt acknowledge
read cycles and outputs data during memory and I O write cycles
ADDRESS BUS outputs physical memory or port I O addresses
BYTE ENABLES indicate which data bytes of the data bus take part in
a bus cycle
WRITE READ is a bus cycle definition pin that distinguishes write
cycles from read cycles
DATA CONTROL is a bus cycle definition pin that distinguishes data
cycles either memory or I O from control cycles which are interrupt
acknowledge halt and instruction fetching
MEMORY I O is a bus cycle definition pin that distinguishes memory
cycles from input output cycles
BUS LOCK is a bus cycle definition pin that indicates that other
system bus masters are denied access to the system bus while it is
active
ADDRESS STATUS indicates that a valid bus cycle definition and
address (W R D C M IO BE0 BE1 BE2 BE3 and
A31 – A2) are being driven at the Intel386 DX pins
NEXT ADDRESS is used to request address pipelining
BUS READY terminates the bus cycle
BUS SIZE 16 input allows direct connection of 32-bit and 16-bit data
buses
BUS HOLD REQUEST input allows another bus master to request
control of the local bus
6

6 Page



ページ 合計 : 30 ページ
 
PDF
ダウンロード
[ 386DX データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
386DX

32-bit Chmos Microprocessor

Intel Corporation
Intel Corporation


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap