|
|
U630H16XSのメーカーはSimtek Corporationです、この部品の機能は「HardStore 2K x 8 nvSRAM Die」です。 |
部品番号 | U630H16XS |
| |
部品説明 | HardStore 2K x 8 nvSRAM Die | ||
メーカ | Simtek Corporation | ||
ロゴ | |||
このページの下部にプレビューとU630H16XSダウンロード(pdfファイル)リンクがあります。 Total 16 pages
www.DataSheet4U.com
Obsolete - Not Recommended for New Designs
U630H16XS
HardStore 2K x 8 nvSRAM Die
Features
Description
• High-performance CMOS non-
volatile static RAM 2048 x 8 bits
• 25, 35 and 45 ns Access Times
• 12, 20 and 25 ns Output Enable
Access Times
• Hardware STORE Initiation
(STORE Cycle Time < 10 ms)
• Automatic STORE Timing
• 106 STORE cycles to EEPROM
• 100 years data retention in
EEPROM
• Automatic RECALL on Power Up
• Hardware RECALL Initiation
(RECALL Cycle Time < 20 μs)
• Unlimited RECALL cycles from
EEPROM
• Unlimited SRAM Read and Write
• Single 5 V ± 10 % Operation
• Operating temperature ranges:
0 to 70 °C
-40 to 85 °C
• QS 90000 Quality Standard
• ESD protection > 2000 V
(MIL STD 883C M3015.7-HBM)
The U630H16 has two separate
modes of operation: SRAM mode
and non-volatile mode, determined
by the state of the NE pad.
In SRAM mode, the memory ope-
rates as an ordinary static RAM. In
non-volatile operation, data is
transferred in parallel from SRAM
to EEPROM or from EEPROM to
SRAM. In this mode SRAM
functions are disabled.
The U630H16 is a fast static RAM
(25, 35, 45 ns), with a non-volatile
electrically erasable PROM
(EEPROM) element incorporated
in each static memory cell. The
SRAM can be read and written an
unlimited number of times, while
independent non-volatile data resi-
des in EEPROM. Data transfers
from the SRAM to the EEPROM
(the STORE operation), or from the
EEPROM to the SRAM (the
RECALL operation) are initiated
through the state of the NE pad.
The U630H16 combines the high
performance and ease of use of a
fast SRAM with non-volatile data
integrity.
Once a STORE cycle is initiated,
further input or output are disabled
until the cycle is completed.
Internally, RECALL is a two step
procedure. First, the SRAM data is
cleared and second, the non-vola-
tile information is transferred into
the SRAM cells.
The RECALL operation in no way
alters the data in the EEPROM
cells. The non-volatile data can be
recalled an unlimited number of
times.
The chips are tested with a
restricted wafer probe program
at room temperature only. Unte-
sted parameters are marked with
a number sign (#).
Pad Configuration
Pad Description
A5 A6 A7 NE VCC
VBND
W HSB A8 A9
A4 W
A3 G
A2 A10
A1 E
A0 DQ0 DQ1 DQ2 VSS VCC DQ3 DQ4 DQ5 DQ6 DQ7
Signal Name
A0 - A10
DQ0 - DQ7
E
G
W
NE
VCC
VSS
VBND
Signal Description
Address Inputs
Data In/Out
Chip Enable
Output Enable
Write Enable
Nonvolatile Enable
Power Supply Voltage
Ground
HardStore type enable
March 31, 2006
STK Control #ML0039
1
Rev 1.0
1 Page Recommended
Operating Conditions
Power Supply Voltage
Input Low Voltage
Input High Voltage
U630H16XS
Symbol
Conditions
VCC
VIL
-2 V at Pulse Width
10 ns permitted
VIH
Min.
4.5
-0.3
2.2
Max.
5.5
0.8
VCC+0.3
Unit
V
V
V
DC Characteristics
Symbol
Conditions
Operating Supply Currentb
ICC1 VCC = 5.5 V
VIL = 0.8 V
VIH = 2.2 V
Average Supply Current during
STOREc
Standby Supply Currentd
(Cycling TTL Input Levels)
ICC2
ICC(SB)1
tc
tc
tc
VCC
E
W
VIL
VIH
VCC
E
= 25 ns
= 35 ns
= 45 ns
= 5.5 V
≥ VCC-0.2 V
≥ VCC-0.2 V
≤ 0.2 V
≥ VCC-0.2 V
= 5.5 V
≥ VIH
Average Supply Current
at tcR = 200 nsb
(Cycling CMOS Input Levels)
Standby Supply Currentd
(Stable CMOS Input Levels)
tc = 25 ns
tc = 35 ns
tc = 45 ns
ICC3 VCC = 5.5 V
W ≥ VCC-0.2 V
VIL ≤ 0.2 V
VIH ≥ VCC-0.2 V
ICC(SB) VCC = 5.5 V
E ≥ VCC-0.2 V
VIL ≤ 0.2 V
VIH ≥ VCC-0.2 V
C-Type
K-Type
A-Type
Unit
Min. Max. Min. Max. Min. Max.
90# 95#
- mA
80# 85# 85# mA
75# 80#
- mA
6# 7# 7# mA
30# 34#
- mA
23# 27# 27# mA
20# 23#
- mA
15# 15# 15# mA
1# 1# 2# mA
b: ICC1 and ICC3 are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.
The current ICC1 is measured for WRITE/READ - ratio of 1/2.
c: ICC2 is the average current required for the duration of the STORE cycle (STORE Cycle Time).
d: Bringing E ≥ VIH will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION
table. The current ICC(SB)1 is measured for WRITE/READ - ratio of 1/2.
March 31, 2006
STK Control #ML0039
3
Rev 1.0
3Pages U630H16XS
Write Cycle #1: W-controlledj
Ai
E
W
DQi
Input
DQi
Output
tcW (12)
Address Valid
tsu(E) (17)
th(A) (21)
tsu(A)
(15)
tsu(A-WH) (16)
tw(W) (13)
tsu(D) (19)
th(D) (20)
tdis(W)
(22)
Previous Data
Input Data Valid
High Impedance
ten(W) (23)
Write Cycle #2: E-controlledj
Ai
E
W
DQi
Input
DQi
Output
tsu(A) (15)
tcW (12)
Address Valid
tw(E) (18)
th(A) (21)
tsu(W) (14)
ten(E) (7)
tdis(W) (22)
tsu(D) (19)
th(D) (20)
Input Data Valid
High Impedance
undefined
L- to H-level
H- to L-level
i: If W is LOW and when E goes LOW, the outputs remain in the high impedance state.
j: E or W and NE must be > VIH during address transitions.
STK Control #ML0039
6
Rev 1.0
March 31, 2006
6 Page | |||
ページ | 合計 : 16 ページ | ||
|
PDF ダウンロード | [ U630H16XS データシート.PDF ] |
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
部品番号 | 部品説明 | メーカ |
U630H16XS | HardStore 2K x 8 nvSRAM Die | Simtek Corporation |