DataSheet.jp

24C03EN の電気的特性と機能

24C03ENのメーカーはFairchild Semiconductorです、この部品の機能は「 NM24C03EN」です。


製品の詳細 ( Datasheet PDF )

部品番号 24C03EN
部品説明 NM24C03EN
メーカ Fairchild Semiconductor
ロゴ Fairchild Semiconductor ロゴ 




このページの下部にプレビューと24C03ENダウンロード(pdfファイル)リンクがあります。
Total 14 pages

No Preview Available !

24C03EN Datasheet, 24C03EN PDF,ピン配置, 機能
NM24C02/03 – 2K-Bit Standard 2-Wire Bus
Interface Serial EEPROM
February 2000
www.DataSheet4U.com
General Description
The NM24C02/03 devices are 2048 bits of CMOS non-volatile
electrically erasable memory. These devices conform to all speci-
fications in the Standard IIC 2-wire protocol and are designed to
minimize device pin count, and simplify PC board layout require-
ments.
The upper half (upper 1Kbit) of the memory of the NM24C03 can be
write protected by connecting the WP pin to VCC. This section of
memory then becomes unalterable unless WP is switched to VSS.
This communications protocol uses CLOCK (SCL) and DATA
I/O (SDA) lines to synchronously clock data between the master
(for example a microprocessor) and the slave EEPROM device(s).
The Standard IIC protocol allows for a maximum of 16K of
EEPROM memory which is supported by the Fairchild family in
2K, 4K, 8K, and 16K devices, allowing the user to configure the
memory as the application requires with any combination of
EEPROMs. In order to implement higher EEPROM memory
densities on the IIC bus, the Extended IIC protocol must be used.
(Refer to the NM24C32 or NM24C65 datasheets for more infor-
mation.)
Fairchild EEPROMs are designed and tested for applications requir-
ing high endurance, high reliability and low power consumption.
Block Diagram
VCC
VSS
WP
SDA
SCL
START
STOP
LOGIC
SLAVE ADDRESS
REGISTER &
COMPARATOR
CONTROL
LOGIC
Features
I Extended operating voltage 2.7V – 5.5V
I 400 KHz clock frequency (F) at 2.7V - 5.5V
I 200µA active current typical
10µA standby current typical
1µA standby current typical (L)
0.1µA standby current typical (LZ)
I IIC compatible interface
– Provides bi-directional data transfer protocol
I Schmitt trigger inputs
I Sixteen byte page write mode
– Minimizes total write time per byte
I Self timed write cycle
Typical write cycle time of 6ms
I Hardware Write Protect for upper half (NM24C03 only)
I Endurance: 1,000,000 data changes
I Data retention greater than 40 years
I Packages available: 8-pin DIP, 8-pin SO, and 8-pin TSSOP
I Available in three temperature ranges
- Commercial: 0° to +70°C
- Extended (E): -40° to +85C
- Automotive (V): -40° to +125°C
H.V. GENERATION
TIMING &CONTROL
XDEC
E2PROM
ARRAY
A2 WORD
A1 ADDRESS
A0 COUNTER
R/W YDEC
CK
DIN
DATA REGISTER
DOUT
© 1998 Fairchild Semiconductor Corporation
NM24C02/03 Rev. G
1
DS500069-1
www.fairchildsemi.com

1 Page





24C03EN pdf, ピン配列
Ordering Information
NM 24 C XX F LZ E XXX
Letter Description
www.DataSheet4U.com
Package
N
M8
MT8
Temp. Range
None
V
E
Voltage Operating Range
Blank
L
LZ
SCL Clock Frequency
Blank
F
Density
02
03
C
Interface 24
NM
8-pin DIP
8-pin SOIC
8-pin TSSOP
0 to 70°C
-40 to +125°C
-40 to +85°C
4.5V to 5.5V
2.7V to 5.5V
2.7V to 5.5V and
<1µA Standby Current
100KHz
400KHz
2K
2K with Write Protect
CMOS Technology
IIC
Fairchild Non-Volatile
Memory
NM24C02/03 Rev. G
3 www.fairchildsemi.com


3Pages


24C03EN 電子部品, 半導体
Write Cycle Timing
SCL
SDA
8th BIT
ACK
Note:
WORD n
tWR
STOP
START
CONDITION
CONDITION
The write cycle time (tWR) is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle.
DS500069-6
Typical System Configuration
VCC
VCC
www.DataSheet4U.com
SDA
SCL
Master
Transmitter/
Receiver
Slave
Receiver
Slave
Transmitter/
Receiver
Master
Transmitter
Master
Transmitter/
Receiver
Note: Due to open drain configuration of SDA and SCL, a bus-level pull-up resistor is called for, (typical value = 4.7k)
Example of 16K of Memory on 2-Wire Bus
Note:
The SDA pull-up resistor is required due to the open-drain/open collector output of IIC bus devices.
The SCL pull-up resistor is recommended because of the normal SCL line inactive 'high' state.
It is recommended that the total line capacitance be less than 400pF
VCC
DS500069-7
VCC
SDA
SCL
Device
NM24C02/03
NM24C04/05
NM24C08/09
NM24C16/17
NM24C02/03 Rev. G
VCC
VCC
VCC
VCC
NM24C02/03
A0 A1 A2 VSS
NM24C02/03
A0 A1 A2 VSS
NM24C04/05
A1 A2 VSS
NM24C08/09
A2 VSS
To To To
VSS VSS VSS
To To To
VCC VSS VSS
To To
VCC VSS
To
VCC
DS500069-8
Address Pins Present
A0 A1 A2
Yes Yes Yes
No Yes Yes
No No Yes
No No No
Memory Size
2048 Bits
4096 Bits
8192 Bits
16,384 Bits
# of Page
Blocks
1
2
4
8
6 www.fairchildsemi.com

6 Page



ページ 合計 : 14 ページ
 
PDF
ダウンロード
[ 24C03EN データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
24C03EN

NM24C03EN

Fairchild Semiconductor
Fairchild Semiconductor


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap