DataSheet.jp

HI5660 の電気的特性と機能

HI5660のメーカーはIntersil Corporationです、この部品の機能は「High Speed D/A Converter」です。


製品の詳細 ( Datasheet PDF )

部品番号 HI5660
部品説明 High Speed D/A Converter
メーカ Intersil Corporation
ロゴ Intersil Corporation ロゴ 




このページの下部にプレビューとHI5660ダウンロード(pdfファイル)リンクがあります。

Total 9 pages

No Preview Available !

HI5660 Datasheet, HI5660 PDF,ピン配置, 機能
®
Data Sheet
July 2004
HI5660
FN4521.7
8-Bit, 125/60MSPS, High Speed D/A
Converter
The HI5660 is an 8-bit, 125MSPS, high speed, low power,
D/A converter which is implemented in an advanced CMOS
process. Operating from a single +3V to +5V supply, the
converter provides 20mA of full scale output current and
includes edge-triggered CMOS input data latches. Low glitch
energy and excellent frequency domain performance are
achieved using a segmented current source architecture.
For an equivalent performance dual version, see the HI5628.
This device complements the HI5X60 family of high speed
converters offered by Intersil, which includes 8, 10, 12, and
14-bit devices.
Ordering Information
PART
NUMBER
TEMP.
RANGE
(°C)
PACKAGE
PKG. CLOCK
DWG. # SPEED
HI5660IB
-40 to 85 28 Ld SOIC
M28.3 125MHz
HI5660IBZ (Note) -40 to 85 28 Ld SOIC
(Pb-free)
M28.3 125MHz
www.DataSheet4U.comHI5660/6IA
HI5660/6IA-T
-40 to 85 28 Ld TSSOP M28.173 60MHz
28 Ld TSSOP Tape and Reel M28.173 60MHz
HI5660/6IAZ (Note) -40 to 85 28 Ld TSSOP
(Pb-free)
M28.173 60MHz
HI5660/6IAZ-T
(Note)
28 Ld TSSOP Tape and Reel M28.173 60MHz
(Pb-free)
HI5760EVAL1
25 Evaluation Platform
125MHz
NOTE: Intersil Pb-free products employ special Pb-free material sets;
molding compounds/die attach materials and 100% matte tin plate
termination finish, which is compatible with both SnPb and Pb-free
soldering operations. Intersil Pb-free products are MSL classified at
Pb-free peak reflow temperatures that meet or exceed the Pb-free
requirements of IPC/JEDEC J Std-020B.
Features
• Throughput Rate . . . . . . . . . . . . . . . . . . . . . . . . 125MSPS
• Low Power . . . . . . . . . . . . . . . 165mW at 5V, 27mW at 3V
• Power Down Mode. . . . . . . . . . 23mW at 5V, 10mW at 3V
• Integral Linearity Error . . . . . . . . . . . . . . . . . . . ±0.25 LSB
• Adjustable Full Scale Output Current . . . . . 2mA to 20mA
• SFDR to Nyquist at 10MHz Output . . . . . . . . . . . . . 60dBc
• Internal 1.2V Bandgap Voltage Reference
• Single Power Supply from +5V to +3V
• CMOS Compatible Inputs
• Excellent Spurious Free Dynamic Range
• Pb-free Available
Applications
• Medical Instrumentation
• Wireless Communications
• Direct Digital Frequency Synthesis
• Signal Reconstruction
• Test Instrumentation
• High Resolution Imaging Systems
• Arbitrary Waveform Generators
Pinout
HI5660 (SOIC, TSSOP)
TOP VIEW
D7 (MSB) 1
D6 2
D5 3
D4 4
D3 5
D2 6
D1 7
D0 (LSB) 8
DCOM 9
DCOM 10
DCOM 11
DCOM 12
DCOM 13
DCOM 14
28 CLK
27 DVDD
26 DCOM
25 NC
24 AVDD
23 NC
22 IOUTA
21 IOUTB
20 ACOM
19 COMP1
18 FSADJ
17 REFIO
16 REFLO
15 SLEEP
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2000, 2004. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.

1 Page





HI5660 pdf, ピン配列
HI5660
Absolute Maximum Ratings
Digital Supply Voltage DVDD to DCOM . . . . . . . . . . . . . . . . . +5.5V
Analog Supply Voltage AVDD to ACOM. . . . . . . . . . . . . . . . . . +5.5V
Grounds, ACOM TO DCOM . -0.3V To +0.3V Digital Input Voltages
(D9-D0, CLK, SLEEP) . . . . . . . . . . . . . . . . . . . . . . . . . DVDD + 0.3V
Internal Reference Output Current. . . . . . . . . . . . . . . . . . . . . ±50µA
Reference Input Voltage Range. . . . . . . . . . . . . . . . . . AVDD + 0.3V
Analog Output Current (IOUT) . . . . . . . . . . . . . . . . . . . . . . . . . 24mA
Thermal Information
Thermal Resistance (Typical, Note 1)
θJA(oC/W)
SOIC Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
70
TSSOP Package . . . . . . . . . . . . . . . . . . . . . . . . . . .
117
Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . .150oC
Maximum Storage Temperature Range . . . . . . . . . . -65oC to 150oC
Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . .300oC
(SOIC - Lead Tips Only)
Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . -40oC to 85oC
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTE:
1. θJA is measured with the component mounted on an evaluation PC board in free air.
Electrical Specifications
PARAMETER
SYSTEM PERFORMANCE
Resolution
Integral Linearity Error, INL
Differential Linearity Error, DNL
Offset Error, IOS
Offset Drift Coefficient
AVDD = DVDD = +5V, VREF = Internal 1.2V, IOUTFS = 20mA, TA = 25oC for All Typical Values
TA = -40oC TO 85oC
TEST CONDITIONS
MIN TYP MAX
“Best Fit” Straight Line (Note 7)
(Note 7)
(Note 7)
(Note 7)
8
-0.5
-0.5
-0.025
-
-
±0.25
±0.25
0.1
-
+0.5
+0.5
+0.025
-
Full Scale Gain Error, FSE
Full Scale Gain Drift
With External Reference (Notes 2, 7)
With Internal Reference (Notes 2, 7)
With External Reference (Note 7)
-10 ±2 +10
-10 ±1 +10
- ±50
-
With Internal Reference (Note 7)
- ±100
-
Full Scale Output Current, IFS
Output Voltage Compliance Range
DYNAMIC CHARACTERISTICS
Maximum Clock Rate, fCLK
Output Settling Time, (tSETT)
Singlet Glitch Area (Peak Glitch)
Output Rise Time
Output Fall Time
Output Capacitance
Output Noise
(Note 3)
(Notes 3, 9)
0.8% (±1 LSB, equivalent to 7 Bits) (Note 7)
0.4% (±1/2 LSB, equivalent to 8 Bits) (Note 7)
RL = 25(Note 7)
Full Scale Step
Full Scale Step
IOUTFS = 20mA
IOUTFS = 2mA
2 - 20
-0.3 - 1.25
125 -
-5
- 15
-5
- 1.5
- 1.5
10
- 50
- 30
-
-
-
-
-
-
-
-
UNITS
Bits
LSB
LSB
% FSR
ppm
FSR/oC
% FSR
% FSR
ppm
FSR/oC
ppm
FSR/oC
mA
V
MHz
ns
ns
pV•s
ns
ns
pF
pA/ Hz
pA/ Hz
3


3Pages


HI5660 電子部品, 半導体
Timing Diagrams
HI5660
CLK
50%
D7-D0
IOUT
1/2 LSB ERROR BAND
tSETT
tPD
FIGURE 1. OUTPUT SETTLING TIME DIAGRAM
V GLITCH AREA = 1/2 (H x W)
HEIGHT (H)
WIDTH (W)
t (ps)
FIGURE 2. PEAK GLITCH AREA (SINGLET) MEASUREMENT
METHOD
CLK
D7-D0
IOUT
tPW1
tPW2
tSU tSU tSU
tHLD
tHLD
tHLD
tPD tSETT
50%
tPD tSETT
tPD tSETT
FIGURE 3. PROPAGATION DELAY, SETUP TIME, HOLD TIME AND MINIMUM PULSE WIDTH DIAGRAM
6

6 Page



ページ 合計 : 9 ページ
 
PDF
ダウンロード
[ HI5660 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
HI5660

High Speed D/A Converter

Intersil Corporation
Intersil Corporation
HI5662

60MSPS A/D Converter

Intersil Corporation
Intersil Corporation
HI5667

60MSPS A/D Converter

Intersil Corporation
Intersil Corporation


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap