|
|
PDF VP211 Data sheet ( Hoja de datos )
| Número de pieza | VP211 | |
| Descripción | Dual 90MHz 6-Bit Analog to Digital Converter | |
| Fabricantes | Zarlink Semiconductor | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de VP211 (archivo pdf) en la parte inferior de esta página. Total 8 Páginas | ||
|
No Preview Available !
This product is obsolete.
This information is available for your
convenience only.
www.DataSheet4U.com
For more information on
Zarlink’s obsolete products and
replacement product lists, please visit
http://products.zarlink.com/obsolete_products/
1 page  
VP211
PIN DESCRIPTIONS - 28 Pin Plastic SO Package
Pin Name
Description
1
CLKIN
TTL clock input
2
VCCD
Digital voltage supply for ADC’s and input clock
3
DGND
Digital ground
4
VRT
Reference voltage- ladder top
5
COMPA
Capacitor compensation - A channel
6
VINA
Analog signal input - A channel
7
AGND
Analog ground
8
VCCA
Analog voltage supply for drivers and references
9
VRM
Reference voltage- ladder middle
10
COMPB
Capacitor compensation - B channel
11
VINB
Analog signal input - B channel
12
VRB
Reference voltage- ladder bottom
13
N.C.
Not connected
14
N.C.
Not connected
15 DB0 TTL digital output - channel B - LSB
16 DB1
17 DB2
18 DB3
19 DB4
20 DB5 TTL digital output - channel B - MSB
21
VCCO
Output voltage supply for TTL data outputs
22
OGND
Output ground
23 DA0 TTL digital output - channel A - LSB
24 DA1
25 DA2
26 DA3
27 DA4
28 DA5 TTL digital output - channel A - MSB
Table 2: Pin descriptions
ELECTRICAL CHARACTERISTICS DEFINITIONS
Analog Bandwidth
The analog input frequency at which the spectral power
of the fundamental frequency, as determined by FFT analysis
is reduced by 3dB.
Aperture Delay
The delay between the rising edge of the 90MHz clock
signal and the instant the analog input signal is sampled.
Aperture Jitter
The sample to sample variation in aperture delay.
Bit Error Rate (BER)
The number of spurious code errors produced for any
given input sinewave frequency at a given clock frequency. In
this case it is the number of codes occurring outside the
histogram cusp for a 1/2 FS sinewave.
Data Outputs, Set-up and Hold Time
Data output timings are measured from the 50%
threshold to the 50% threshold on the rising edge of the
output clock.
Differential Non-linearity
The deviation in any code width from an ideal 1 LSB step.
Effective Number of Bits (ENOB)
This is a measure of a device's dynamic performance
and may be obtained from the SNR or from a sine wave
curve test fit according to the following expressions:
ENOB = SNR-1.76/6.02 or
ENOB = N-log2[rms error (actual)/rms error (ideal)]
where N is the conversion resolution and the actual rms error
is the deviation from an ideal sine wave, calculated from the
converter outputs with a sine wave input.
Integral Non-linearity (INL)
The deviation of the centre of each code from a
reference line which has been determined by a least squares
curve fit.
Signal-to-Noise Ratio (SNR)
The ratio of the rms signal amplitude to the rms value of
‘noise’ which is defined as the sum of all other spectral
components, including the harmonics, but excluding D.C.
with a full-scale analog input signal.
4
5 Page | ||
| Páginas | Total 8 Páginas | |
| PDF Descargar | [ Datasheet VP211.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| VP2106 | P-Channel Enhancement-Mode Vertical DMOS FETs |  Supertex Inc |
| VP211 | Dual 90MHz 6-Bit Analog to Digital Converter |  Mitel Networks Corporation |
| VP211 | Dual 90MHz 6-Bit Analog to Digital Converter | Zarlink Semiconductor |
| VP2110 | P-Channel Enhancement-Mode Vertical DMOS FETs | Supertex Inc |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |