|
|
PDF AZ100EL31 Data sheet ( Hoja de datos )
| Número de pieza | AZ100EL31 | |
| Descripción | ECL/PECL D Flip-Flop | |
| Fabricantes | Arizona | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de AZ100EL31 (archivo pdf) en la parte inferior de esta página. Total 6 Páginas | ||
|
No Preview Available !
www.DataSheet4U.com
ARIZONA MICROTEK, INC.
AZ10EL31
AZ100EL31
ECL/PECL D Flip-Flop with Set and Reset
FEATURES
• 475ps Propagation Delay
• 2.8GHz Toggle Frequency
• 75kΩ Internal Input Pulldown Resistors
• Direct Replacement for ON Semiconductor
MC10EL31 & MC100EL31
DESCRIPTION
PACKAGE AVAILABILITY
PACKAGE
SOIC 8
SOIC 8 T&R
SOIC 8 T&R
SOIC 8
SOIC 8 T&R
SOIC 8 T&R
TSSOP 8
TSSOP 8 T&R
TSSOP 8 T&R
TSSOP 8
TSSOP 8 T&R
TSSOP 8 T&R
PART NO.
AZ10EL31D
AZ10EL31DR1
AZ10EL31DR2
AZ100EL31D
AZ100EL31DR1
AZ100EL31DR2
AZ10EL31T
AZ10EL31TR1
AZ10EL31TR2
AZ100EL31T
AZ100EL31TR1
AZ100EL31TR2
MARKING
AZM10EL31
AZM10EL31
AZM10EL31
AZM100EL31
AZM100EL31
AZM100EL31
AZTEL31
AZTEL31
AZTEL31
AZHEL31
AZHEL31
AZHEL31
The AZ10/100EL31 is a master-slave D flip-flop with set and reset. The device is functionally equivalent to the
E131 device with higher performance capabilities. With propagation delays and output transition times significantly
faster than the E131, the EL31 is ideally suited for those applications that require the ultimate in AC performance.
Both set and reset inputs are asynchronous, level triggered signals. Data enters the master section of the flip-
flop when the clock is LOW. When the clock transitions from LOW to HIGH, the data in the master section
transfers into the slave section and through to the outputs.
NOTE: Specifications in ECL/PECL tables are valid when thermal equilibrium is established.
TRUTH TABLE
D S* R* CLK Q
Q¯
LLL
HLL
XHL
XLH
XHH
ZL
H
ZH
L
XH
L
XL
H
X Undef Undef
Z = LOW to HIGH Transition
* Pins will default low when left open
LOGIC DIAGRAM AND PINOUT ASSIGNMENT
S1
D2
S
D
Flip Flop
8 VCC
7Q
PIN DESCRIPTION
PIN
S
D
R
CLK
Q, Q¯
VCC
VEE
FUNCTION
Set Input
Data Input
Reset Input
Clock Input
Data Outputs
Positive Supply
Negative Supply
CLK 3
6Q
R
R4
5 VEE
1630 S. STAPLEY DR., SUITE 125 • MESA, ARIZONA 85204 • USA • (480) 962-5881 • FAX (480) 890-2541
www.azmicrotek.com
1 page  
AZ10EL31
AZ100EL31
PACKAGE DIAGRAM
TSSOP 8
NOTES:
1. DIMENSIONS D AND E DO NOT
INCLUDE MOLD PROTRUSION.
2. MAXIMUM MOLD PROTRUSION
FOR D IS 0.15mm.
3. MAXIMUM MOLD PROTRUSION
FOR E IS 0.25mm.
DIM
A
A1
A2
A3
bp
c
D
E
e
HE
L
Lp
v
w
y
Z
θ
MILLIMETERS
MIN MAX
1.10
0.05 0.15
0.80 0.95
0.25
0.25 0.45
0.15 0.28
2.90 3.10
2.90 3.10
0.65
4.70 5.10
0.94
0.40 0.70
0.10
0.10
0.10
0.35 0.70
0O 6O
October 2001 * REV - 2
www.azmicrotek.com
5
5 Page | ||
| Páginas | Total 6 Páginas | |
| PDF Descargar | [ Datasheet AZ100EL31.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| AZ100EL31 | ECL/PECL D Flip-Flop | Arizona |
| AZ100EL32 | ECL/PECL / 2 Divider | Arizona |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |