DataSheet.jp

UG04 PDF Datasheet ( 特性, スペック, ピン接続図 )

部品番号 UG04
部品説明 (UG01 - UG09) 0.6um ULC
メーカ Temic
ロゴ Temic ロゴ 



Total 7 pages
		

No Preview Available !

UG04 Datasheet, UG04 PDF,ピン配置, 機能
www.DataSheet4U.com
0.6µm ULC Series
UG Series
Description
The UG series of ULCs is well suited for conversion of
medium- to-large sized CPLDs and FPGAs. Devices are
implemented in high-performance CMOS technology
with 0.6-µm (drawn) channel lengths, and are capable of
supporting flip-flop toggle rates of 350 MHz, operating
clock frequencies up to 150 MHz and input to output
delays as fast as 5 ns.
The architecture of the UG series allows for efficient
conversion of many PLD architectures and FPGA
device types. A compact RAM cell, along with the large
number of available gates allows the implementation of
RAM in FPGA architectures that support this feature, as
well as JTAG boundary-scan and scan-path testing.
Conversion to the UG series of ULC can provide a
significant reduction in operating power when
compared to the original PLD or FPGA. This is
especially true when compared to many PLD and CPLD
architecture devices, which typically consume 100 mA
or more even when not being clocked. The UG series has
a very low standby consumption of 0.4 nA/gate
typically, which would yield a standby current of 4 mA
on a 10,000 gate design. Operating consumption is a
strict function of clock frequency, which typically
results in a power reduction of 50% to 90% depending
on the device being compared.
The UG series provides several options for output
buffers, including a variety of drive levels up to 24 mA.
Schmitt trigger inputs are also an option. A number of
techniques are used for improved noise immunity and
reduced EMC emissions, including: several
independent power supply busses and internal
decoupling for isolation; slew rate limited outputs are
also available as required.
The UG series is designed to allow conversions of high
performance 3.3V devices as well as 5.0V devices.
Support of mixed supply conversions is also possible,
allowing optimal trade-offs between speed and power
consumption.
Features
D High performance ULC family suitable for
medium- to large-sized CPLDs and FPGAs
D Conversions to over 200,000 FPGA gates
D Pin counts to over 300 pins
D Any pin-out matched due to limited number of
dedicated pads
D Advanced 0.6-µm (drawn)/0.45-µm (effective)
feature size
D Triple-layer or dual-layer metal CMOS
technology
D High speed performance:
– 250-ps typical cell delay
– 350-MHz toggle rate
D Full range of packages: DIP, SOIC, LCC/PLCC,
PQFP/TQFP, PGA/PPGA
D 3.3V and/or 5.0V operation.
D Low quiescent current: 0.4 nA/gate
D Available in commercial, industrial, automotive,
military and space grades.
www.DataSheet4U.com
Rev. B 25 May. 98
5–1

1 Page





ページ 合計 : 7 ページ
PDF
ダウンロード
[ UG04.PDF ]

共有リンク

Link :

おすすめデータシート

部品番号部品説明メーカ
UG01

(UG01 - UG09) 0.6um ULC

Temic
Temic
UG04

(UG01 - UG09) 0.6um ULC

Temic
Temic
UG06A

(UG06A - UG06D) MINIATURE ULTRAFAST EFFICIENT PLASTIC RECTIFIER

General Semiconductor
General Semiconductor
UG06A

(UG06A - UG06D) Miniature Ultrafast Plastic Rectifier

Vishay Siliconix
Vishay Siliconix

www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap