DataSheet.jp

MC74AC273 の電気的特性と機能

MC74AC273のメーカーはON Semiconductorです、この部品の機能は「Octal D Flip-Flop」です。


製品の詳細 ( Datasheet PDF )

部品番号 MC74AC273
部品説明 Octal D Flip-Flop
メーカ ON Semiconductor
ロゴ ON Semiconductor ロゴ 




このページの下部にプレビューとMC74AC273ダウンロード(pdfファイル)リンクがあります。

Total 8 pages

No Preview Available !

MC74AC273 Datasheet, MC74AC273 PDF,ピン配置, 機能
MC74AC273, MC74ACT273
Octal D Flip-Flop
The MC74AC273/74ACT273 has eight edge-triggered D−type
flip−flops with individual D inputs and Q outputs. The common
buffered Clock (CP) and Master Reset (MR) inputs load and reset
(clear) all flip−flops simultaneously.
The register is fully edge-triggered. The state of each D input, one
setup time before the LOW−to−HIGH clock transition, is transferred
to the corresponding flip−flop’s Q output.
All outputs will be forced LOW independently of Clock or Data
inputs by a LOW voltage level on the MR input. The device is useful
for applications where the true output only is required and the Clock
and Master Reset are common to all storage elements.
Features
Ideal Buffer for MOS Microprocessor or Memory
Eight Edge-Triggered D Flip−Flops
Buffered Common Clock
Buffered, Asynchronous Master Reset
See MC74AC377 for Clock Enable Version
See MC74AC373 for Transparent Latch Version
See MC74AC374 for 3-State Version
Outputs Source/Sink 24 mA
ACT273 Has TTL Compatible Inputs
These are Pb−Free Devices
VCC Q7 D7 D6 Q6 Q5 D5 D4 Q4 CP
20 19 18 17 16 15 14 13 12 11
1 2 3 4 5 6 7 8 9 10
MR Q0 D0 D1 Q1 Q2 D2 D3 Q3 GND
(Top View)
Pinout: 20−Lead Packages Conductors
MODE SELECT-FUNCTION TABLE
Operating Mode
Reset (Clear)
Inputs
MR CP
LX
Dn
X
Load 1
HH
Load 0
HL
H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
= LOW-to-HIGH Clock Transition
Outputs
Qn
L
H
L
www.onsemi.com
20
1
SOIC−20WB
SUFFIX DW
CASE 751D
20
1
TSSOP−20
SUFFIX DT
CASE 948E
PIN ASSIGNMENT
PIN
D0−D7
MR
CP
FUNCTION
Data Inputs
Master Reset
Clock Pulse Input
Q0−Q7
Data Outputs
D0 D1 D2 D3 D4 D5 D6 D7
CP
MR
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
Logic Symbol
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 6 of this data sheet.
DEVICE MARKING INFORMATION
See general marking information in the device marking
section on page 6 of this data sheet.
© Semiconductor Components Industries, LLC, 2016
December, 2016 − Rev. 8
1
Publication Order Number:
MC74AC273/D

1 Page





MC74AC273 pdf, ピン配列
MC74AC273, MC74ACT273
MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
VCC
VIN
VOUT
IIK
IOK
IOUT
ICC
IGND
TSTG
TL
TJ
qJA
DC Supply Voltage (Referenced to GND)
DC Input Voltage (Referenced to GND)
DC Output Voltage (Referenced to GND) (Note 1)
DC Input Diode Current
DC Output Diode Current
DC Output Sink/Source Current
DC Supply Current, per Output Pin
DC Ground Current, per Output Pin
Storage Temperature Range
Lead temperature, 1 mm from Case for 10 Seconds
Junction Temperature Under Bias
Thermal Resistance (Note 2)
SOIC
TSSOP
−0.5 to +7.0
−0.5 to VCC +0.5
−0.5 to VCC +0.5
±20
±50
±50
±50
±100
*65 to )150
260
140
65.8
110.7
V
V
V
mA
mA
mA
mA
mA
_C
_C
_C
_C/W
MSL Moisture Sensitivity
SOIC
TSSOP
Level 3
Level 1
FR
VESD
Flammability Rating
ESD Withstand Voltage
Oxygen Index: 30% − 35%
Human Body Model (Note 3)
Machine Model (Note 4)
Charged Device Model (Note 5)
UL 94 V−0 @ 0.125 in
> 2000
> 200
> 1000
V
ILatchup Latchup Performance
Above VCC and Below GND at 85_C (Note 6)
±100
mA
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
1. IOUT absolute maximum rating must be observed.
2. The package thermal impedance is calculated in accordance with JESD 51−7.
3. Tested to EIA/JESD22−A114−A.
4. Tested to EIA/JESD22−A115−A.
5. Tested to JESD22−C101−A.
6. Tested to EIA/JESD78.
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Min Typ Max Unit
VCC Supply Voltage
AC
ACT
2.0 5.0 6.0
V
4.5 5.0 5.5
Vin, Vout DC Input Voltage, Output Voltage (Ref. to GND)
0
VCC
V
Input Rise and Fall Time (Note 7)
tr, tf AC Devices except Schmitt Inputs
VCC @ 3.0 V
150
VCC @ 4.5 V
40
− ns/V
VCC @ 5.5 V
25
Input Rise and Fall Time (Note 8)
tr, tf ACT Devices except Schmitt Inputs
VCC @ 4.5 V
10
ns/V
VCC @ 5.5 V
8.0
TA Operating Ambient Temperature Range
−40 25
85 °C
IOH Output Current − High
− − −24 mA
IOL Output Current − Low
− − 24 mA
Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond
the Recommended Operating Ranges limits may affect device reliability.
7. VIN from 30% to 70% VCC; see individual Data Sheets for devices that differ from the typical input rise and fall times.
8. VIN from 0.8 V to 2.0 V; see individual Data Sheets for devices that differ from the typical input rise and fall times.
www.onsemi.com
3


3Pages


MC74AC273 電子部品, 半導体
MC74AC273, MC74ACT273
ORDERING INFORMATION
Device
MC74AC273DWG
Package
SOIC−20WB
(Pb−Free)
Shipping
38 Units / Rail
MC74AC273DWR2G
SOIC−20WB
(Pb−Free)
1000 / Tape & Reel
MC74AC273DTR2G
TSSOP−20
(Pb−Free)
2500 / Tape & Reel
MC74ACT273DWG
SOIC−20WB
(Pb−Free)
38 Units / Rail
MC74ACT273DWR2G
SOIC−20WB
(Pb−Free)
1000 / Tape & Reel
MC74ACT273DTR2G
TSSOP−20
(Pb−Free)
2500 / Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
MARKING DIAGRAMS
SOIC−20WB
TSSOP−20
20
AC273
AWLYYWWG
1
20
AC
273
ALYWG
G
1
20
ACT273
AWLYYWWG
1
20
ACT
273
ALYWG
G
1
A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G or G = Pb−Free Package
(Note: Microdot may be in either location)
www.onsemi.com
6

6 Page



ページ 合計 : 8 ページ
 
PDF
ダウンロード
[ MC74AC273 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
MC74AC273

Octal D Flip-Flop

ON Semiconductor
ON Semiconductor
MC74AC273

OCTAL D FLIP-FLOP

Motorola Semiconductors
Motorola Semiconductors


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap