DataSheet.jp

HM51W18165 の電気的特性と機能

HM51W18165のメーカーはElpida Memoryです、この部品の機能は「(HM51W16165 / HM51W18165) 16M EDO DRAM」です。


製品の詳細 ( Datasheet PDF )

部品番号 HM51W18165
部品説明 (HM51W16165 / HM51W18165) 16M EDO DRAM
メーカ Elpida Memory
ロゴ Elpida Memory ロゴ 




このページの下部にプレビューとHM51W18165ダウンロード(pdfファイル)リンクがあります。

Total 30 pages

No Preview Available !

HM51W18165 Datasheet, HM51W18165 PDF,ピン配置, 機能
HM51W16165 Series
HM51W18165 Series
16 M EDO DRAM (1-Mword × 16-bit)
4 k Refresh/1 k Refresh
E0153H10 (Ver. 1.0)
(Previous ADE-203-650D (Z))
Jul. 6, 2001 (K)
Description
The HM51W16165 Series, HM51W18165 Series are CMOS dynamic RAMs organized as 1,048,576-word
× 16-bit. They employ the most advanced CMOS technology for high performance and low power.
HM51W16165 Series, HM51W18165 Series offer Extended Data Out (EDO) Page Mode as a high speed
access mode. They have package variations of standard 400-mil 42-pin plastic SOJ and 400-mil 50-pin
plastic TSOP.
Features
Single 3.3 V (±0.3 V)
Access time: 50 ns/60 ns/70 ns (max)
Power dissipation
Active mode : 396 mW/360mW/324 mW (max) (HM51W16165 Series)
: 684 mW /612 mW /540 mW (max) (HM51W18165 Series)
Standby mode : 7.2 mW (max)
: 0.54 mW (max) (L-version)
EDO page mode capability
Refresh cycles
4096 refresh cycles : 64 ms (HM51W16165 Series)
: 128 ms (L-version)
1024 refresh cycles : 16 ms (HM51W18165 Series)
: 128 ms (L-version)
4 variations of refresh
RAS-only refresh
CAS-before-RAS refresh
Hidden refresh
Self refresh (L-version)
2CAS-byte control
Elpida Memory, Inc. is a joint venture DRAM company of NEC Corporation and Hitachi, Ltd.

1 Page





HM51W18165 pdf, ピン配列
Pin Arrangement
HM51W16165 Series, HM51W18165 Series
HM51W16165J/LJ Series
VCC
I/O0
I/O1
I/O2
I/O3
VCC
I/O4
I/O5
I/O6
I/O7
NC
NC
WE
RAS
A11
A10
A0
A1
A2
A3
VCC
1 42
2 41
3 40
4 39
5 38
6 37
7 36
8 35
9 34
10 33
11 32
12 31
13 30
14 29
15 28
16 27
17 26
18 25
19 24
20 23
21 22
(Top view)
VSS
I/O15
I/O14
I/O13
I/O12
VSS
I/O11
I/O10
I/O9
I/O8
NC
LCAS
UCAS
OE
A9
A8
A7
A6
A5
A4
VSS
Pin Description
Pin name
A0 to A11
I/O0 to I/O15
RAS
UCAS, LCAS
WE
OE
VCC
VSS
NC
Function
Address input
— Row/Refresh address A0 to A11
— Column address
A0 to A7
Data input/Data output
Row address strobe
Column address strobe
Read/Write enable
Output enable
Power supply
Ground
No connection
HM51W16165TT/LTT Series
VCC 1
I/O0 2
I/O1 3
I/O2 4
I/O3 5
VCC
I/O4
6
7
I/O5 8
I/O6 9
I/O7 10
NC 11
50 VSS
49 I/O15
48 I/O14
47 I/O13
46 I/O12
45 VSS
44 I/O11
43 I/O10
42 I/O9
41 I/O8
40 NC
NC
NC
WE
RAS
A11
A10
A0
A1
A2
A3
VCC
15 36
16 35
17 34
18 33
19 32
20 31
21 30
22 29
23 28
24 27
25 26
(Top view)
NC
LCAS
UCAS
OE
A9
A8
A7
A6
A5
A4
VSS
Data Sheet E0153H10
3


3Pages


HM51W18165 電子部品, 半導体
HM51W16165 Series, HM51W18165 Series
Truth Table
RAS LCAS UCAS WE OE Output
Operation
H D D D D Open
Standby
L
L
H
H
L
Valid
Lower byte Read cycle
L
HL
H
L
Valid
Upper byte
L
L
L
H
L
Valid
Word
L
L
H
L*2 D
Open
Lower byte Early write cycle
L
HL
L*2 D
Open
Upper byte
L
L
L
L*2 D
Open
Word
L L H L*2 H Undefined Lower byte Delayed write cycle
L H L L*2 H Undefined Upper byte
L L L L*2 H Undefined Word
L
L
H
H to L L to H Valid
Lower byte Read-modify-write cycle
L
HL
H to L L to H Valid
Upper byte
L
L
L
H to L L to H Valid
Word
L
HH
D
D
Open
Word
RAS-only refresh cycle
H to L H
L
D
D
Open
Word
CAS-before-RAS refresh cycle or
H to L L
H
D
D
Open
Word
Self refresh cycle (L-version)
H to L L
L
D
D
Open
Word
L L L H H Open
Read cycle (Output disabled)
Notes: 1. H: High (inactive) L: Low (active) D: H or L
2. tWCS 0 ns Early write cycle
tWCS < 0 ns Delayed write cycle
3. Mode is determined by the OR function of the UCAS and LCAS. (Mode is set by the earliest of
UCAS and LCAS active edge and reset by the latest of UCAS and LCAS inactive edge.)
However write OPERATION and output HIZ control are done independently by each UCAS,
LCAS.
ex. if RAS = H to L, UCAS = H, LCAS = L, then CAS-before-RAS refresh cycle is selected.
Data Sheet E0153H10
6

6 Page



ページ 合計 : 30 ページ
 
PDF
ダウンロード
[ HM51W18165 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
HM51W18160A

(HM51W18160A / HM51W16160A) DRAM

Hitachi Semiconductor
Hitachi Semiconductor
HM51W18165

(HM51W16165 / HM51W18165) 16 M EDO DRAM (1-Mword 16-bit) 4 k Refresh/1 k Refresh

Hitachi Semiconductor
Hitachi Semiconductor
HM51W18165

(HM51W16165 / HM51W18165) 16M EDO DRAM

Elpida Memory
Elpida Memory


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap