DataSheet.jp

IS42S16400A PDF Datasheet ( 特性, スペック, ピン接続図 )

部品番号 IS42S16400A
部品説明 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
メーカ ISSI
ロゴ ISSI ロゴ 



Total 55 pages
		

No Preview Available !

IS42S16400A Datasheet, IS42S16400A PDF,ピン配置, 機能
IS42S16400A
1 Meg Bits x 16 Bits x 4 Banks (64-MBIT)
SYNCHRONOUS DYNAMIC RAM
ISSI®
April 2003
FEATURES
• Clock frequency:166, 133, 100 MHz
• Fully synchronous; all signals referenced to a
positive clock edge
• Internal bank for hiding row access/precharge
• Single 3.3V power supply
• LVTTL interface
• Programmable burst length
– (1, 2, 4, 8, full page)
• Programmable burst sequence:
Sequential/Interleave
• Self refresh modes
• 4096 refresh cycles every 64 ms
• Random column address every clock cycle
• Programmable CAS latency (2, 3 clocks)
• Burst read/write and burst read/single write
operations capability
• Burst termination by burst stop and precharge
command
• Byte controlled by LDQM and UDQM
• Industrial temperature availability
(133MHz, 100MHz)
• Package: 400-mil 54-pin TSOP II,
a lead-free package is available.
OVERVIEW
ISSI's 64Mb Synchronous DRAM IS42S16400A is organized
as 1,048,576 bits x 16-bit x 4-bank for improved
performance. ThesynchronousDRAMsachievehigh-speed
data transfer using pipeline architecture. All inputs and
outputs signals refer to the rising edge of the clock input.
PIN CONFIGURATIONS
54-Pin TSOP (Type II)
VCC
I/O0
VCCQ
I/O1
I/O2
GNDQ
I/O3
I/O4
VCCQ
I/O5
I/O6
GNDQ
I/O7
VCC
LDQM
WE
CAS
RAS
CS
BA0
BA1
A10
A0
A1
A2
A3
VCC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
54 GND
53 I/O15
52 GNDQ
51 I/O14
50 I/O13
49 VCCQ
48 I/O12
47 I/O11
46 GNDQ
45 I/O10
44 I/O9
43 VCCQ
42 I/O8
41 GND
40 NC
39 UDQM
38 CLK
37 CKE
36 NC
35 A11
34 A9
33 A8
32 A7
31 A6
30 A5
29 A4
28 GND
PIN DESCRIPTIONS
A0-A11
BA0, BA1
I/O0 to I/O15
CLK
CKE
CS
RAS
CAS
Address Input
Bank Select Address
Data I/O
System Clock Input
Clock Enable
Chip Select
Row Address Strobe Command
Column Address Strobe Command
WE
LDQM
UDQM
Vcc
GND
VccQ
GNDQ
NC
Write Enable
Lower Bye, Input/Output Mask
Upper Bye, Input/Output Mask
Power
Ground
Power Supply for I/O Pin
Ground for I/O Pin
No Connection
Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on
any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774
Rev.C
04/16/03
1

1 Page





ページ 合計 : 55 ページ
PDF
ダウンロード
[ IS42S16400A.PDF ]

共有リンク

Link :

おすすめデータシート

部品番号部品説明メーカ
IS42S16400

1M-Bit x 16-Bit 4 4-Bank SDRAM

ISSI
ISSI
IS42S16400

(IS42S8800x/ IS42S16400x) 2M x 8-Bit x 4-Bank SDRAM

ISSI
ISSI
IS42S16400

SYNCHRONOUS DYNAMIC RAM

Integrated Silicon Solution
Integrated Silicon Solution
IS42S16400A

1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM

ISSI
ISSI

www.DataSheet.jp    |   2019   |  メール    |   最新    |   Sitemap