DataSheet.jp

UCQ5832EP の電気的特性と機能

UCQ5832EPのメーカーはAllegroです、この部品の機能は「BiMOS II 32-BIT SERIAL-INPUT / LATCHED DRIVERS」です。


製品の詳細 ( Datasheet PDF )

部品番号 UCQ5832EP
部品説明 BiMOS II 32-BIT SERIAL-INPUT / LATCHED DRIVERS
メーカ Allegro
ロゴ Allegro ロゴ 




このページの下部にプレビューとUCQ5832EPダウンロード(pdfファイル)リンクがあります。
Total 8 pages

No Preview Available !

UCQ5832EP Datasheet, UCQ5832EP PDF,ピン配置, 機能
5832
BiMOS II 32-BIT
SERIAL-INPUT,
LATCHED DRIVERS
UCN5832A
LOGIC
SUPPLY
1 VDD
SERIAL
DATA IN
2
GROUND 3
STROBE 4
OUT 1 5
OUT2
OUT 3
OUT4
6
7
8
OUT5
OUT 6
9
10
OUT 7
OUT 8
11
12
OUT 9 12
OUT 10 14
OUT 11 15
OUT 12 16
OUT 13 17
OUT 14 18
OUT 15 19
OUT 16 20
40 CLOCK
39
SERIAL
DATA OUT
38 OUTPUT
ENABLE
37 OUT 32
36 OUT 31
35 OUT 30
34 OUT 29
33 OUT 28
32 OUT 27
31 OUT 26
30 OUT 25
29 OUT 24
28 OUT 23
27 OUT 22
26 OUT 21
25 OUT 20
24 OUT 19
23 OUT 18
22 OUT 17
21 INTERNAL
CONNECTION
Dwg. No. A-12,377A
ABSOLUTE MAXIMUM RATINGS
at +25°C Free-Air Temperature
Output Voltage, VOUT ...................... 40 V
Logic Supply Voltage, VDD ................ 15 V
Input Voltage Range,
VIN ................... -0.3 V to VDD + 0.3 V
Continuous Output Current,
lOUT .................................. 150 mA
Package Power Dissipation,
PD ................................ See Graph
Operating Temperature Range,
TA ........................... -20°C to +85°C
Storage Temperature Range,
TS .......................... -55°C to +150°C
Caution: CMOS devices have input-static
protection but are susceptible to damage when
exposed to extremely high static electrical charges.
5832
BiMOS II 32-BIT SERIAL-INPUT,
LATCHED DRIVERS
Intended originally to drive thermal printheads, the UCN5832A
and UCN5832EP have been optimized for low output-saturation
voltage, high-speed operation, and pin configurations most convenient
for the tight space requirements of high-resolution printheads. These
integrated circuits can also be used to drive multiplexed LED displays
or incandescent lamps at up to 150 mA peak current. The combination
of bipolar and MOS technologies gives BiMOS II arrays an interface
flexibility beyond the reach of standard buffers and power driver
circuits.
The devices each have 32 bipolar NPN open-collector saturated
drivers, a CMOS data latch for each of the drivers, two 16-bit CMOS
shift registers, and CMOS control circuitry. The high-speed CMOS
shift registers and latches allow operation with most microprocessor
based systems. Use of these drivers with TTL may require input
pull-up resistors to ensure an input logic high. MOS serial data
outputs permit cascading for interface applications requiring additional
drive lines.
The UCN5832A is supplied in a 40-pin dual in-line plastic package
with 0.600" (15.24 mm) row spacing. Under normal operating condi-
tions, this device will allow all outputs to sustain 100 mA continuously
without derating. The UCN5832EP is supplied in a 44-lead plastic
leaded chip carrier for minimum area, surface-mount applications.
Both devices are also available for operation from -40°C to +85°C.
To order, change the prefix from ‘UCN’ to ‘UCQ’.
Similar 32-bit serial-input latched source drivers are available as
the UCN5818AF/EPF. Other high-voltage, high-current 8-bit devices
are available as the UCN5821A, UCN5841A/LW, and UCN5842A.
FEATURES
s To 3.3 MHz Data Input Rate
s Low-Power CMOS Logic and Latches
s 40 V Current Sink Outputs
s Low Saturation Voltage
s Automotive Capable
Always order by complete part number:
Part Number
Package
UCN5832A
40-Pin DIP
UCN5832EP
44-Lead PLCC

1 Page





UCQ5832EP pdf, ピン配列
5832
BiMOS II 32-BIT
SERIAL-INPUT,
LATCHED DRIVERS
ELECTRICAL CHARACTERISTICS at TA = +25°C, VDD = 5 V (unless otherwise noted).
Characteristic
Symbol
Test Conditions
Output Leakage Current
Collector-Emitter
Saturation Voltage
Input Voltage
Input Current
Input lmpedance
Serial Data Output Resistance
Supply Current
ICEX
VCE(SAT)
VIN(1)
VIN(0)
lIN(1)
lIN(0)
ZIN
ROUT
lDD
VOUT = 40 V, TA = 70°C
lOUT = 50 mA
lOUT = 100 mA, “A” package
lOUT = 100 mA, “EP” package
VIN = 3.5 V
VIN = 0.8 V
VIN = 3.5 V
One output ON, lOUT = 100 mA
All outputs OFF
Output Rise Time
Output Fall Time
tr lOUT = 100 mA, 10% to 90%
tf lOUT = 100 mA, 90% to 10%
NOTE: Positive (negative) current is defined as going into (coming out of) the specified device pin.
Min.
150
3.5
-0.3
3.5
Limits
Max.
10
275
550
550
5.3
+0.8
1.0
-1.0
20
5.0
50
1.0
1.0
Units
µA
mV
mV
mV
V
V
µA
µA
M
k
mA
µA
µs
µs
TYPICAL INPUT CIRCUIT
VDD
TYPICAL OUTPUT DRIVER
VDD
IN
OUT
675
Dwg. No. A-12,379A
Dwg. No. A-12,380A


3Pages


UCQ5832EP 電子部品, 半導体
5832
BiMOS II 32-BIT
SERIAL-INPUT,
LATCHED DRIVERS
UCN5832EP
Dimensions in Inches
(controlling dimensions)
28
18
0.319
0.291
0.021
0.013
0.319
0.291
0.050
BSC
29
0.032
0.026
0.695
0.685
0.656
0.650
39
17
INDEX AREA
7
0.020
MIN
0.180
0.165
40 44 1 2
0.656
0.650
0.695
0.685
Dimensions in Millimeters
(for reference only)
28
6
Dwg. MA-005-44A in
18
8.10
7.39
0.533
0.331
8.10
7.39
1.27
BSC
29
0.812
0.661
17.65
17.40
16.662
16.510
39
0.51
MIN
4.57
4.20
40
17
INDEX AREA
44 1 2
16.662
16.510
17.65
17.40
7
6
Dwg. MA-005-44A mm
NOTES: 1. Exact body and lead configuration at vendor’s option within limits shown.
2. Lead spacing tolerance is non-cumulative.
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000

6 Page



ページ 合計 : 8 ページ
 
PDF
ダウンロード
[ UCQ5832EP データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
UCQ5832EP

BiMOS II 32-BIT SERIAL-INPUT / LATCHED DRIVERS

Allegro
Allegro


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap