|
|
74HC137のメーカーはPhilipsです、この部品の機能は「3-to-8 line decoder/demultiplexer with address latches inverting」です。 |
部品番号 | 74HC137 |
| |
部品説明 | 3-to-8 line decoder/demultiplexer with address latches inverting | ||
メーカ | Philips | ||
ロゴ | |||
このページの下部にプレビューと74HC137ダウンロード(pdfファイル)リンクがあります。 Total 8 pages
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
• The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT137
3-to-8 line decoder/demultiplexer
with address latches; inverting
Product specification
File under Integrated Circuits, IC06
December 1990
1 Page Philips Semiconductors
3-to-8 line decoder/demultiplexer with
address latches; inverting
PIN DESCRIPTION
PIN NO.
1, 2, 3
4
5
6
8
15, 14, 13, 12, 11, 10, 9, 7
16
SYMBOL
A0 to A2
LE
E1
E2
GND
Y0 to Y7
VCC
NAME AND FUNCTION
data inputs
latch enable input (active LOW)
data enable input (active LOW)
data enable input (active HIGH)
ground (0 V)
multiplexer outputs
positive supply voltage
Product specification
74HC/HCT137
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
December 1990
Fig.4 Functional diagram.
3
3Pages Philips Semiconductors
3-to-8 line decoder/demultiplexer with
address latches; inverting
Product specification
74HC/HCT137
DC CHARACTERISTICS FOR 74HCT
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
Note to HCT types
The value of additional quiescent supply current (∆ICC) for a unit load of 1 is given in the family specifications.
To determine ∆ICC per input, multiply this value by the unit load coefficient shown in the table below.
INPUT
An
E1
E2
LE
UNIT LOAD COEFFICIENT
1.50
1.50
1.50
1.50
AC CHARACTERISTICS FOR 74HCT
GND = 0 V; tr = tf = 6 ns; CL = 50 pF
SYMBO L PARAMETER
tPHL/ tPLH
tPHL/ tPLH
tPHL/ tPLH
tPHL/ tPLH
tTHL/ tTLH
propagation delay
An to Yn
propagation delay
LE to Yn
propagation delay
E1 to Yn
propagation delay
E2 to Yn
output transition time
Tamb (°C)
74HCT
+25 −40 to +85
min. typ. max. min. max.
22 38
48
25 44
55
20 37
46
18 35
44
7 15
19
UNIT
−40 to +125
min. max.
57 ns
66 ns
56 ns
53 ns
22 ns
TEST CONDITIONS
VCC WAVEFORMS
(V)
4.5 Fig.6
4.5 Fig.7
4.5 Fig.7
4.5 Fig.6
4.5 Fig.6
tW
LE pulse width
HIGH
10 5
tsu set-up time
An to LE
10 2
th hold time
An to LE
72
13 15
13 15
9 11
ns 4.5 Fig.8
ns 4.5 Fig.8
ns 4.5 Fig.8
December 1990
6
6 Page | |||
ページ | 合計 : 8 ページ | ||
|
PDF ダウンロード | [ 74HC137 データシート.PDF ] |
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
部品番号 | 部品説明 | メーカ |
74HC131 | 3-to-8-line Decoder/Demultiplexer | Hitachi Semiconductor |
74HC132 | Quad 2-input NAND Schmitt trigger | Philips |
74HC132 | Quad 2-input NAND Schmitt trigger | Philips |
74HC132 | Quad 2-input NAND Schmitt trigger | NXP Semiconductors |