DataSheet.jp

28F160S5 の電気的特性と機能

28F160S5のメーカーはIntelです、この部品の機能は「WORD-WIDE FlashFile MEMORY FAMILY」です。


製品の詳細 ( Datasheet PDF )

部品番号 28F160S5
部品説明 WORD-WIDE FlashFile MEMORY FAMILY
メーカ Intel
ロゴ Intel ロゴ 




このページの下部にプレビューと28F160S5ダウンロード(pdfファイル)リンクがあります。

Total 30 pages

No Preview Available !

28F160S5 Datasheet, 28F160S5 PDF,ピン配置, 機能
E
ADVANCE INFORMATION
WORD-WIDE
FlashFile™ MEMORY FAMILY
28F160S5, 28F320S5
Includes Extended Temperature Specifications
n Two 32-Byte Write Buffers
2 µs per Byte Effective
Programming Time
n Operating Voltage
5V VCC
5V VPP
n 70 ns Read Access Time (16 Mbit)
90 ns Read Access Time (32 Mbit)
n High-Density Symmetrically-Blocked
Architecture
32 64-Kbyte Erase Blocks (16 Mbit)
64 64-Kbyte Erase Blocks (32 Mbit)
n System Performance Enhancements
STS Status Output
n Industry-Standard Packaging
SSOP and TSOP (16 Mbit)
SSOP (32 Mbit)
n Cross-Compatible Command Support
Intel Standard Command Set
Common Flash Interface (CFI)
Scaleable Command Set (SCS)
n 100,000 Block Erase Cycles
n Enhanced Data Protection Features
Absolute Protection with VPP = GND
Flexible Block Locking
Block Erase/Program Lockout
during Power Transitions
n Configurable x8 or x16 I/O
n Automation Suspend Options
Program Suspend to Read
Block Erase Suspend to Program
Block Erase Suspend to Read
n ETOX™ V Nonvolatile Flash
Technology
Intel’s Word-Wide FlashFile™ memory family provides high-density, low-cost, nonvolatile, read/write storage
solutions for a wide range of applications. The word-wide memories are available at various densities in the
same package type. Their symmetrically-blocked architecture, voltage, and extended cycling provide highly
flexible components suitable for resident flash arrays, SIMMs, and memory cards. Enhanced suspend
capabilities provide an ideal solution for code or data storage applications. For secure code storage
applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM,
the word-wide memories offer three levels of protection: absolute protection with VPP at GND, selective block
locking, and program/erase lockout during power transitions. These alternatives give designers ultimate
control of their code security needs.
This family of products is manufactured on Intel’s 0.4 µm ETOX™ V process technology. It comes in the
industry-standard 56-lead SSOP. In addition, the 16-Mb device is available in the industry-standard 56-lead
TSOP package.
June 1997
Order Number: 290609-001

1 Page





28F160S5 pdf, ピン配列
E
28F160S5, 28F320S5
CONTENTS
PAGE
1.0 INTRODUCTION .............................................5
1.1 New Features...............................................5
1.2 Product Overview.........................................5
1.3 Pinout and Pin Description ...........................6
2.0 PRINCIPLES OF OPERATION .......................9
2.1 Data Protection ..........................................10
3.0 BUS OPERATION .........................................11
3.1 Read ..........................................................11
3.2 Output Disable ...........................................11
3.3 Standby......................................................11
3.4 Deep Power-Down .....................................11
3.5 Read Query Operation ...............................11
3.6 Read Identifier Codes Operation ................12
3.7 Write ..........................................................12
4.0 COMMAND DEFINITIONS ............................12
4.1 Read Array Command................................16
4.2 Read Query Mode Command.....................16
4.2.1 Query Structure Output .......................16
4.2.2 Query Structure Overview ...................18
4.2.3 Block Status Register ..........................19
4.2.4 CFI Query Identification String.............20
4.2.5 System Interface Information..............21
4.2.6 Device Geometry Definition .................22
4.2.7 Intel-Specific Extended Query Table ...23
4.3 Read Identifier Codes Command ...............24
4.4 Read Status Register Command................24
4.5 Clear Status Register Command................25
4.6 Block Erase Command ..............................25
4.7 Full Chip Erase Command .........................25
PAGE
4.8 Write to Buffer Command ...........................26
4.9 Byte/Word Write Command........................26
4.10 STS Configuration Command...................27
4.11 Block Erase Suspend Command..............27
4.12 Program Suspend Command ...................27
4.13 Set Block Lock-Bit Commands .................28
4.14 Clear Block Lock-Bits Command ..............28
5.0 DESIGN CONSIDERATIONS ........................38
5.1 Three-Line Output Control..........................38
5.2. STS and WSM Polling ...............................38
5.3 Power Supply Decoupling ..........................38
5.4 VPP Trace on Printed Circuit Boards...........38
5.5 VCC, VPP, RP# Transitions..........................38
5.6 Power-Up/Down Protection ........................38
6.0 ELECTRICAL SPECIFICATIONS..................39
6.1 Absolute Maximum Ratings........................39
6.2 Operating Conditions..................................39
6.2.1 Capacitance.........................................40
6.2.2 AC Input/Output Test Conditions .........40
6.2.3 DC Characteristics...............................41
6.2.4 AC Characteristics - Read-Only
Operations..........................................43
6.2.5 AC Characteristics - Write Operations .45
6.2.6 Reset Operations.................................47
6.2.7 Erase, Program, and Lock-Bit
Configuration Performance.................48
APPENDIX A: Device Nomenclature and
Ordering Information ..................................49
APPENDIX B: Additional Information ...............50
ADVANCE INFORMATION
3


3Pages


28F160S5 電子部品, 半導体
28F160S5, 28F320S5
E
Individual block locking uses a combination of block
lock-bits to lock and unlock blocks. Block lock-bits
gate block erase, full chip erase, program and write
to buffer operations. Lock-bit configuration
operations (Set Block Lock-Bit and Clear Block
Lock-Bits commands) set and clear lock-bits.
The Status Register and the STS pin in RY/BY#
mode indicate whether or not the device is busy
executing an operation or ready for a new
command. Polling the Status Register, system
software retrieves WSM feedback. STS in RY/BY#
mode gives an additional indicator of WSM activity
by providing a hardware status signal. Like the
Status Register, RY/BY#-low indicates that the
WSM is performing a block erase, program, or lock-
bit operation. RY/BY#-high indicates that the WSM
is ready for a new command, block erase is
suspended (and program is inactive), program is
suspended, or the device is in deep power-down
mode.
The BYTE# pin allows either x8 or x16 read/writes
to the device. BYTE# at logic low selects 8-bit
mode with address A0 selecting between the low
byte and high byte. BYTE# at logic high enables
16-bit operation with address A1 becoming the
lowest order address. Address A0 is not used in 16-
bit mode.
When one of the CEX# pins (CE0#, CE1#) and RP#
pins are at VCC, the component enters a CMOS
standby mode. Driving RP# to GND enables a deep
power-down mode which significantly reduces
power consumption, provides write protection,
resets the device, and clears the Status Register. A
reset time (tPHQV) is required from RP# switching
high until outputs are valid. Likewise, the device
has a wake time (tPHEL) from RP#-high until writes
to the CUI are recognized.
1.3 Pinout and Pin Description
The Automatic Power Savings (APS) feature
substantially reduces active current when the
device is in static mode (addresses not switching).
The 16-Mbit device is available in the 56-lead
TSOP and 56-lead SSOP. The 32- Mb device is
available in the 56-lead SSOP. The pinouts are
shown in Figures 2 and 3.
DQ0 - DQ15
16-Mbit: A0- A20
32-Mbit: A0 - A21
Input Buffer
Address
Latch
Address
Counter
Y-Decoder
X-Decoder
Output Buffer
Input Buffer
Query
Identifier
Register
Status
Register
Data
Comparator
Y-Gating
Multiplexer
16-Mbit: Thirty-two
32-Mbit: Sixty-four
64-Kbyte Blocks
Command
User
Interface
I/O Logic
VCC
BYTE#
CE#
WE#
OE#
RP#
WP#
Write State
Machine
Program/Erase
Voltage Switch
STS
VPP
VCC
GND
Figure 1. 28F320S5 and 28F160S5 Block Diagram
0608_01
6 ADVANCE INFORMATION

6 Page



ページ 合計 : 30 ページ
 
PDF
ダウンロード
[ 28F160S5 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
28F160S3

WORD-WIDE FlashFile MEMORY FAMILY

Intel
Intel
28F160S5

WORD-WIDE FlashFile MEMORY FAMILY

Intel
Intel


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap