DataSheet.jp

28C64 の電気的特性と機能

28C64のメーカーはATMEL Corporationです、この部品の機能は「64K 8K x 8 CMOS E2PROM」です。


製品の詳細 ( Datasheet PDF )

部品番号 28C64
部品説明 64K 8K x 8 CMOS E2PROM
メーカ ATMEL Corporation
ロゴ ATMEL Corporation ロゴ 




このページの下部にプレビューと28C64ダウンロード(pdfファイル)リンクがあります。

Total 13 pages

No Preview Available !

28C64 Datasheet, 28C64 PDF,ピン配置, 機能
Features
Fast Read Access Time – 150 ns
Automatic Page Write Operation
Internal Address and Data Latches for 64 Bytes
Fast Write Cycle Times
Page Write Cycle Time: 10 ms Maximum
1 to 64-byte Page Write Operation
Low Power Dissipation
40 mA Active Current
100 µA CMOS Standby Current
Hardware and Software Data Protection
DATA Polling and Toggle Bit for End of Write Detection
High Reliability CMOS Technology
Endurance: 100,000 Cycles
Data Retention: 10 Years
Single 5V ± 10% Supply
CMOS and TTL Compatible Inputs and Outputs
JEDEC Approved Byte-wide Pinout
Commercial and Industrial Temperature Ranges
Description
The AT28C64B is a high-performance electrically-erasable and programmable read
only memory (EEPROM). Its 64K of memory is organized as 8,192 words by 8 bits.
Manufactured with Atmels advanced nonvolatile CMOS technology, the device offers
access times to 150 ns with power dissipation of just 220 mW. When the device is
deselected, the CMOS standby current is less than 100 µA.
(continued)
Pin Configurations
Pin Name
A0 - A12
CE
OE
WE
I/O0 - I/O7
NC
DC
Function
Addresses
Chip Enable
Output Enable
Write Enable
Data Inputs/Outputs
No Connect
Dont Connect
PLCC
Top View
A6 5
A5 6
A4 7
A3 8
A2 9
A1 10
A0 11
NC 12
I/O0 13
29 A8
28 A9
27 A11
26 NC
25 OE
24 A10
23 CE
22 I/O7
21 I/O6
Note: PLCC package pins 1 and 17 are
DONT CONNECT.
OE
A11
A9
A8
NC
WE
VCC
NC
A12
A7
A6
A5
A4
A3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
PDIP, SOIC
Top View
NC
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
TSOP
Top View
VCC
WE
NC
A8
A9
A11
OE
A10
CE
I/O7
I/O6
I/O5
I/O4
I/O3
28 A10
27 CE
26 I/O7
25 I/O6
24 I/O5
23 I/O4
22 I/O3
21 GND
20 I/O2
19 I/O1
18 I/O0
17 A0
16 A1
15 A2
64K (8K x 8)
Parallel
EEPROM with
Page Write and
Software Data
Protection
AT28C64B
Rev. 0270H12/99
1

1 Page





28C64 pdf, ピン配列
AT28C64B
Device Operation
READ: The AT28C64B is accessed like a Static RAM.
When CE and OE are low and WE is high, the data stored
at the memory location determined by the address pins is
asserted on the outputs. The outputs are put in the high-
impedance state when either CE or OE is high. This dual
line control gives designers flexibility in preventing bus con-
tention in their systems.
BYTE WRITE: A low pulse on the WE or CE input with CE
or WE low (respectively) and OE high initiates a write cycle.
The address is latched on the falling edge of CE or WE,
whichever occurs last. The data is latched by the first rising
edge of CE or WE. Once a byte write has been started, it
will automatically time itself to completion. Once a pro-
gramming operation has been initiated and for the duration
of tWC, a read operation will effectively be a polling
operation.
PAGE WRITE: The page write operation of the AT28C64B
allows 1 to 64 bytes of data to be written into the device
during a single internal programming period. A page write
operation is initiated in the same manner as a byte write;
after the first byte is written, it can then be followed by 1 to
63 additional bytes. Each successive byte must be loaded
within 150 µs (tBLC) of the previous byte. If the tBLC limit is
exceeded, the AT28C64B will cease accepting data and
commence the internal programming operation. All bytes
during a page write operation must reside on the same
page as defined by the state of the A6 to A12 inputs. For
each WE high to low transition during the page write opera-
tion, A6 to A12 must be the same.
The A0 to A5 inputs specify which bytes within the page are
to be written. The bytes may be loaded in any order and
may be altered within the same load period. Only bytes
which are specified for writing will be written; unnecessary
cycling of other bytes within the page does not occur.
DATA POLLING: The AT28C64B features DATA Polling to
indicate the end of a write cycle. During a byte or page
write cycle an attempted read of the last byte written will
result in the complement of the written data to be presented
on I/O7. Once the write cycle has been completed, true
data is valid on all outputs, and the next write cycle may
begin. DATA Polling may begin at any time during the write
cycle.
TOGGLE BIT: In addition to DATA Polling, the AT28C64B
provides another method for determining the end of a write
cycle. During the write operation, successive attempts to
read data from the device will result in I/O6 toggling
between one and zero. Once the write has completed, I/O6
will stop toggling, and valid data will be read. Toggle bit
reading may begin at any time during the write cycle.
DATA PROTECTION: If precautions are not taken, inad-
vertent writes may occur during transitions of the host sys-
tem power supply. Atmel has incorporated both hardware
and software features that will protect the memory against
inadvertent writes.
HARDWARE DATA PROTECTION: Hardware features
protect against inadvertent writes to the AT28C64B in the
following ways: (a) VCC sense if VCC is below 3.8V (typi-
cal), the write function is inhibited; (b) VCC power-on delay
once VCC has reached 3.8V, the device will automatically
time out 5 ms (typical) before allowing a write; (c) write
inhibit holding any one of OE low, CE high, or WE high
inhibits write cycles; and (d) noise filter pulses of less
than 15 ns (typical) on the WE or CE inputs will not initiate
a write cycle.
SOFTWARE DATA PROTECTION: A software controlled
data protection feature has been implemented on the
AT28C64B. When enabled, the software data protection
(SDP), will prevent inadvertent writes. The SDP feature
may be enabled or disabled by the user; the AT28C64B is
shipped from Atmel with SDP disabled.
SDP is enabled by the user issuing a series of three write
commands in which three specific bytes of data are written
to three specific addresses (refer to the Software Data
Protection Algorithmdiagram in this datasheet). After writ-
ing the 3-byte command sequence and waiting tWC, the
entire AT28C64B will be protected against inadvertent
writes. It should be noted that even after SDP is enabled,
the user may still perform a byte or page write to the
AT28C64B by preceding the data to be written by the same
3-byte command sequence used to enable SDP.
Once set, SDP remains active unless the disable command
sequence is issued. Power transitions do not disable SDP,
and SDP protects the AT28C64B during power-up and
power-down conditions. All command sequences must
conform to the page write timing specifications. The data in
the enable and disable command sequences is not actually
written into the device; their addresses may still be written
with user data in either a byte or page write operation.
After setting SDP, any attempt to write to the device without
the 3-byte command sequence will start the internal write
timers. No data will be written to the device. However, for
the duration of tWC, read operations will effectively be poll-
ing operations.
DEVICE IDENTIFICATION: An extra 64 bytes of EEPROM
memory are available to the user for device identification.
By raising A9 to 12V ± 0.5V and using address locations
1FC0H to 1FFFH, the additional bytes may be written to or
read from in the same manner as the regular memory
array.
3


3Pages


28C64 電子部品, 半導体
AC Write Characteristics
Symbol
tAS, tOES
tAH
tCS
tCH
tWP
tDS
tDH, tOEH
Parameter
Address, OE Setup Time
Address Hold Time
Chip Select Setup Time
Chip Select Hold Time
Write Pulse Width (WE or CE)
Data Setup Time
Data, OE Hold Time
AC Write Waveforms
WE Controlled
Min Max Units
0 ns
50 ns
0 ns
0 ns
100 ns
50 ns
0 ns
CE Controlled
6 AT28C64B

6 Page



ページ 合計 : 13 ページ
 
PDF
ダウンロード
[ 28C64 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
28C64

64K (8K x 8) CMOS E2PROM with Page Write and Software Data Protection

ATMEL Corporation
ATMEL Corporation
28C64

64K 8K x 8 CMOS E2PROM

ATMEL Corporation
ATMEL Corporation
28C64

64K CMOS EEPROM

General Semiconductor
General Semiconductor
28C64

64K CMOS EEPROM

Microchip Technology
Microchip Technology


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap