DataSheet.jp

TDA1388T の電気的特性と機能

TDA1388TのメーカーはNXP Semiconductorsです、この部品の機能は「Bitstream continuous calibration filter-DAC for CD-ROM audio applications」です。


製品の詳細 ( Datasheet PDF )

部品番号 TDA1388T
部品説明 Bitstream continuous calibration filter-DAC for CD-ROM audio applications
メーカ NXP Semiconductors
ロゴ NXP Semiconductors ロゴ 




このページの下部にプレビューとTDA1388Tダウンロード(pdfファイル)リンクがあります。
Total 24 pages

No Preview Available !

TDA1388T Datasheet, TDA1388T PDF,ピン配置, 機能
INTEGRATED CIRCUITS
DATA SHEET
TDA1388T
Bitstream continuous calibration
filter-DAC for CD-ROM audio
applications
Objective specification
File under Integrated Circuits, IC01
1995 Dec 08

1 Page





TDA1388T pdf, ピン配列
Philips Semiconductors
Bitstream continuous calibration filter-DAC
for CD-ROM audio applications
Objective specification
TDA1388T
ORDERING INFORMATION
TYPE
NUMBER
TDA1388T
TDA1388TZ
NAME
SO28
SSOP28
PACKAGE
DESCRIPTION
plastic small outline package; 28 leads; body width 7.5 mm.
plastic shrink small outline package; 28 leads; body width 5.3 mm.
VERSION
SOT136-1
SOT341-1
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
Supply
VDD
IDD
VFS(rms)
(THD+N)/S
S/N
BR
fsys
Tamb
supply voltage
supply current
full-scale output voltage
(RMS value)
total harmonic distortion plus
noise as a function of signal for
the line output
total harmonic distortion plus
noise as a function of signal for
the headphone output
signal-to-noise ratio
input bit rate at data input
system clock frequency
operating ambient temperature
note 1
note 2
VDD = 5 V
0 dB signal
RL = 5 k
60 dB signal
RL = 5 k
0 dB signal
RL = 16
0 dB signal
RL = 32
60 dB signal
RL = 16 or RL = 32
A-weighted;
at code 00000H
fsys = 256fs
fsys = 384fs
4.5 5.0
22
0.9 1.0
− −85
0.006
− −35
1.8
− −65
0.056
− −70
0.032
− −35
1.8
90 95
8.192
20
64fs
48fs
Notes
1. All VDD and VSS pins must be connected to the same supply or ground respectively.
2. Measured at input code 00000H and VDD = 5 V.
5.5 V
mA
1.1 V
80
0.013
30
3.2
60
0.1
30
3.2
dB
%
dBA
%
dB
%
dB
%
dBA
%
dBA
18.432
+70
bits
bits
MHz
°C
1995 Dec 08
3


3Pages


TDA1388T 電子部品, 半導体
Philips Semiconductors
Bitstream continuous calibration filter-DAC
for CD-ROM audio applications
Objective specification
TDA1388T
FUNCTIONAL DESCRIPTION
The TDA1388T CMOS DAC incorporates an up-sampling
digital filter, a sample-and-hold register, a noise shaper,
continuously calibrated current sources, line amplifiers
and headphone amplifiers. The 1fs input data is increased
to an oversampled rate of 64fs. This high-rate
oversampling, together with the 5-bit DAC, enables the
filtering required for waveform smoothing and out-of-band
noise reduction to be achieved by simple 1st-order analog
post-filtering.
System clock
The TDA1388T accommodates slave mode only, this
means that in all applications the system devices must
provide the system clock. The system frequency is
selectable. The options are 256fs and 384fs. The system
clock must be locked in frequency to the I2S-bus input
signals.
Table 1 System clock selection
SYSSEL
0
1
DESCRIPTION
256fs
384fs
Multiple format input interface
The TDA1388T supports the following data input formats;
I2S-bus with data word length of up to 20 bits.
LSB justified serial format with data word length of
16, 18 or 20 bits.
Table 2 Data input formats
IF1 IF2
FORMAT
0 0 I2S-bus
0 1 LSB-justified, 16 bits
1 0 LSB-justified, 18 bits
1 1 LSB-justified, 20 bits
The input formats are illustrated in Fig.3. Left and right
data-channel words are time multiplexed.
Input mode
The TDA1388T has two input modes, a static-pin mode
and a microcontroller mode. In the static-pin mode, the
digital sound processing features such as mute left, mute
right and de-emphasis are controlled by external pins. The
other digital sound processing features have a default
value. In the microcontroller mode, all the digital sound
processing features can be controlled by the
microcontroller. The controllable features are;
De-emphasis.
Volume left channel.
Volume right channel.
Flat/min/max switch.
Bass boost.
Treble.
Channel manipulation modes.
The selection of one of the two modes is controlled by the
ACP pin. When this pin is at logic 0 then the static pin
mode will be selected. When the pin is at logic 1 then the
microcontroller mode will be selected.
Table 3 Selectable values of the digital sound processing features
FEATURES
De-emphasis
Volume left channel
Volume right channel
Flat/min/max switch
Bass boost
Treble
Mute left channel
Mute right channel
Channel manipulation modes
STATIC-PIN MODE
0 Hz or 44.1 kHz
0 dB (fixed)
0 dB (fixed)
flat (fixed)
flat set (fixed)
flat set (fixed)
external pin
external pin
L_CHANNEL = L (fixed)
R_CHANNEL = R (fixed)
1995 Dec 08
6
MICROCONTROLLER MODE
0 Hz or 44.1 kHz
0 dB to −∞ dB
0 dB to −∞ dB
flat/min/max
flat, min or max set
flat, min or max set
selectable (see Table 4)
selectable (see Table 4)
see Table 10

6 Page



ページ 合計 : 24 ページ
 
PDF
ダウンロード
[ TDA1388T データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
TDA1388

Bitstream continuous calibration filter-DAC for CD-ROM audio applications

NXP Semiconductors
NXP Semiconductors
TDA1388M

Bitstream continuous calibration filter-DAC for CD-ROM audio applications

NXP Semiconductors
NXP Semiconductors
TDA1388T

Bitstream continuous calibration filter-DAC for CD-ROM audio applications

NXP Semiconductors
NXP Semiconductors
TDA1388T

Bitstream continuous calibration filter-DAC for CD-ROM audio applications

NXP Semiconductors
NXP Semiconductors


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap