|
|
PDF 74LS74 Data sheet ( Hoja de datos )
| Número de pieza | 74LS74 | |
| Descripción | DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP | |
| Fabricantes | Motorola Semiconductors | |
| Logotipo |  |
|
1. 74LS74  Hay una vista previa y un enlace de descarga de 74LS74 (archivo pdf) en la parte inferior de esta página. Total 3 Páginas | ||
|
No Preview Available !
DUAL D-TYPE POSITIVE
EDGE-TRIGGERED FLIP-FLOP
The SN54 / 74LS74A dual edge-triggered flip-flop utilizes Schottky TTL cir-
cuitry to produce high speed D-type flip-flops. Each flip-flop has individual
clear and set inputs, and also complementary Q and Q outputs.
Information at input D is transferred to the Q output on the positive-going
edge of the clock pulse. Clock triggering occurs at a voltage level of the clock
pulse and is not directly related to the transition time of the positive-going
pulse. When the clock input is at either the HIGH or the LOW level, the D input
signal has no effect.
LOGIC DIAGRAM (Each Flip-Flop)
SET (SD)4 (10)
CLEAR (CD)
1 (13)
CLOCK
3 (11)
D
2 (12)
Q
5 (9)
Q
6 (8)
MODE SELECT — TRUTH TABLE
OPERATING MODE
INPUTS
SD SD
D
OUTPUTS
QQ
Set
Reset (Clear)
*Undetermined
Load “1” (Set)
Load “0” (Reset)
LHXHL
HLXLH
L L XHH
HH h H L
HH l LH
* Both outputs will be HIGH while both SD and CD are LOW, but the output states are unpredictable
if SD and CD go HIGH simultaneously. If the levels at the set and clear are near VIL maximum then
we cannot guarantee to meet the minimum level for VOH.
H, h = HIGH Voltage Level
L, I = LOW Voltage Level
X = Don’t Care
i, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time
i, h (q) = prior to the HIGH to LOW clock transition.
SN54/74LS74A
DUAL D-TYPE POSITIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY
14
1
J SUFFIX
CERAMIC
CASE 632-08
14
1
N SUFFIX
PLASTIC
CASE 646-06
14
1
D SUFFIX
SOIC
CASE 751A-02
ORDERING INFORMATION
SN54LSXXJ
SN74LSXXN
SN74LSXXD
Ceramic
Plastic
SOIC
LOGIC SYMBOL
4 10
2 D SD Q 5 12 D SD Q 9
3 CP
11 CP
CD Q 6
CD Q 8
1
VCC = PIN 14
GND = PIN 7
13
FAST AND LS TTL DATA
5-72
1 page | ||
| Páginas | Total 3 Páginas | |
| PDF Descargar | [ Datasheet 74LS74.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| 74LS73 | Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs |  Fairchild Semiconductor |
| 74LS73 | Dual J-K Flip-Flops(with Clear) |  Hitachi Semiconductor |
| 74LS73 | DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP | Motorola Semiconductors |
| 74LS73A | Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs | Fairchild Semiconductor |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |