|
|
PCF8598C-2P02のメーカーはNXP Semiconductorsです、この部品の機能は「1024 8-bit CMOS EEPROM with I2C-bus interface」です。 |
部品番号 | PCF8598C-2P02 |
| |
部品説明 | 1024 8-bit CMOS EEPROM with I2C-bus interface | ||
メーカ | NXP Semiconductors | ||
ロゴ | |||
このページの下部にプレビューとPCF8598C-2P02ダウンロード(pdfファイル)リンクがあります。 Total 21 pages
PCF8598C-2
1024 × 8-bit CMOS EEPROM with I2C-bus interface
Rev. 06 — 22 October 2004
Product data
1. Description
The PCF8598C-2 is a floating gate Electrically Erasable Programmable Read Only
Memory (EEPROM) with 8 kbits (1024 × 8-bit) non-volatile storage. By using an
internal redundant storage code, it is fault tolerant to single bit errors. This feature
dramatically increases the reliability compared to conventional EEPROMs. Power
consumption is low due to the full CMOS technology used. The programming voltage
is generated on-chip, using a voltage multiplier.
Data bytes are received and transmitted via the serial I2C-bus. Up to two
PCF8598C-2 devices may be connected to the I2C-bus. Chip select is accomplished
by one address input (A2).
Timing of the E/W cycle is carried out internally, thus no external components are
required. Programming Time Control (PTC), Pin 7, must be connected to either VDD
or left open-circuit. There is an option of using an external clock for timing the length
of an E/W cycle.
2. Features
s Low power CMOS:
x 2.0 mA maximum operating current
x maximum standby current 10 µA (at 6.0 V), typical 4 µA
s Non-volatile storage of 8 kbits organized as 1024 × 8-bit
s Single supply with full operation down to 2.5 V
s On-chip voltage multiplier
s Serial input/output I2C-bus
s Write operations:
x byte write mode
x 8-byte page write mode (minimizes total write time per byte)
s Read operations:
x sequential read
x random read
s Internal timer for writing (no external components)
s Internal power-on reset
s 0 kHz to 100 kHz clock frequency
s High reliability by using a redundant storage code
s Endurance: 1,000,000 Erase/Write (E/W) cycles at Tamb = 22 °C
s 10 years non-volatile data retention time
1 Page xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx
xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x
PCF8598C-2
SCL
6
SDA
5
n
INPUT
FILTER
I2C-BUS CONTROL LOGIC
1 WP
ADDRESS
SWITCH
SHIFT
REGISTER
BYTE
COUNTER
3
BYTE
LATCH
(8 bytes)
ADDRESS
HIGH
REGISTER
SEQUENCER
ADDRESS
POINTER
8
4 EE
EEPROM
CONTROL
DIVIDER
( 128)
A2 3
VDD
8
4
VSS
TEST MODE DECODER
POWER-ON-RESET
TIMER
( 16)
OSCILLATOR
7 PTC
002aaa254
Fig 1. Block diagram.
3Pages Philips Semiconductors
PCF8598C-2
1024 × 8-bit CMOS EEPROM with I2C-bus interface
8. Functional description
8.1 I2C-bus protocol
The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The
serial bus consists of two bidirectional lines; one for data signals (SDA), and one for
clock signals (SCL).
Both the SDA and SCL lines must be connected to a positive supply voltage via a
pull-up resistor.
The following protocol has been defined:
• Data transfer may be initiated only when the bus is not busy.
• During data transfer, the data line must remain stable whenever the clock line is
HIGH. Changes in the data line while the clock line is HIGH will be interpreted as
control signals.
8.1.1 Bus conditions
The following bus conditions have been defined:
Bus not busy — Both data and clock lines remain HIGH.
Start data transfer — A change in the state of the data line, from HIGH-to-LOW,
while the clock is HIGH, defines the START condition.
Stop data transfer — A change in the state of the data line, from LOW-to-HIGH,
while the clock is HIGH, defines the STOP condition.
Data valid — The state of the data line represents valid data when, after a START
condition, the data line is stable for the duration of the HIGH period of the clock
signal. There is one clock pulse per bit of data.
8.1.2 Data transfer
Each data transfer is initiated with a START condition and terminated with a STOP
condition. The number of the data bytes, transferred between the START and STOP
conditions is limited to 7 bytes in the E/W mode and 8 bytes in the Page E/W mode.
Data transfer is unlimited in the read mode. The information is transmitted in bytes
and each receiver acknowledges with a ninth bit.
Within the I2C-bus specifications, a standard-speed mode (100 kHz clock rate) and a
fast-speed mode (400 kHz clock rate) are defined. The PCF8598C-2 operates in only
the standard-speed mode.
By definition, a device that sends a signal is called a ‘transmitter’, and the device
which receives the signal is called a ‘receiver’. The device which controls the signal is
called the ‘master’. The devices that are controlled by the master are called ‘slaves’.
Each byte is followed by one acknowledge bit. This acknowledge bit is a HIGH level,
put on the bus by the transmitter. The master generates an extra acknowledge related
clock pulse. The slave receiver which is addressed is obliged to generate an
acknowledge after the reception of each byte.
9397 750 14219
Product data
Rev. 06 — 22 October 2004
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
6 of 21
6 Page | |||
ページ | 合計 : 21 ページ | ||
|
PDF ダウンロード | [ PCF8598C-2P02 データシート.PDF ] |
データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。 |
部品番号 | 部品説明 | メーカ |
PCF8598C-2P02 | 1024 8-bit CMOS EEPROM with I2C-bus interface | NXP Semiconductors |