|
|
PDF UPD65 Data sheet ( Hoja de datos )
| Número de pieza | UPD65 | |
| Descripción | 4-BIT SINGLE-CHIP MICROCONTROLLER FOR INFRARED REMOTE CONTROL TRANSMISSION | |
| Fabricantes | NEC | |
| Logotipo |  |
|
Hay una vista previa y un enlace de descarga de UPD65 (archivo pdf) en la parte inferior de esta página. Total 30 Páginas | ||
|
No Preview Available !
DATA SHEET
MOS INTEGRATED CIRCUIT
µPD64A, 65
4-BIT SINGLE-CHIP MICROCONTROLLER
FOR INFRARED REMOTE CONTROL TRANSMISSION
DESCRIPTION
Equipped with low-voltage 2.0 V operation, a carrier generation circuit for infrared remote control transmission,
a standby release function through key entry, and a programmable timer, the µPD64A and 65 are suitable for infrared
remote control transmitters.
For the µPD64A and 65, we have made available the one-time PROM product µPD6P5 (under development)
for program evaluation or small-quantity production.
FEATURES
• Program memory (ROM)
• µPD64A : 1002 × 10 bits
• µPD65 : 2026 × 10 bits
• Data memory (RAM)
: 32 × 4 bits
• Built-in carrier generation circuit for infrared remote control
• 9-bit programmable timer
: 1 channel
• Command execution time
: 16 µs (when operating at fX = 4 MHz: ceramic oscillation)
• Stack level
: 1 level (Stack RAM is for data memory RF as well.)
• I/O pins (KI/O)
: 8 units
• Input pins (KI)
: 4 units
• Sense input pin (S0, S2)
: 2 units
• S1/LED pin (I/O)
: 1 unit (When in output mode, this is the remote control transmission display
pin.)
• Power supply voltage
: VDD = 2.0 to 3.6 V
• Operating ambient temperature : TA = –40 to +85 °C
• Oscillator frequency
: fX = 2.4 to 8 MHz
• POC circuit
APPLICATION
Infrared remote control transmitter (for AV and household electric appliances)
Unless otherwise specified, the µPD65 is treated as the representative model throughout this document.
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability
and additional information.
Document No. U14380EJ2V0DS00 (2nd edition)
Date Published November 1999 N CP(K)
Printed in Japan
The mark shows major revised points.
©
1999
1 page  
µPD64A, 65
9. INSTRUCTION SET .......................................................................................................................... 30
9.1 Machine Language Output by Assembler ............................................................................................. 30
9.2 Circuit Symbol Description .................................................................................................................... 31
9.3 Mnemonic to/from Machine Language (Assembler Output) Contrast Table ..................................... 32
9.4 Accumulator Operation Instructions ..................................................................................................... 36
9.5 Input/Output Instructions ....................................................................................................................... 39
9.6 Data Transfer Instructions ...................................................................................................................... 40
9.7 Branch Instructions ................................................................................................................................ 42
9.8 Subroutine Instructions .......................................................................................................................... 43
9.9 Timer Operation Instructions ................................................................................................................. 44
9.10 Others ....................................................................................................................................................... 45
10. ASSEMBLER RESERVED WORDS ................................................................................................ 47
10.1 Mask Option Directives ........................................................................................................................... 47
10.1.1 OPTION and ENDOP directives .................................................................................................. 47
10.1.2 Mask option definition directive .................................................................................................... 47
11. ELECTRICAL SPECIFICATIONS ..................................................................................................... 48
12. CHARACTERISTIC CURVE (REFERENCE VALUES) .................................................................... 52
13. APPLIED CIRCUIT EXAMPLE ......................................................................................................... 53
14. PACKAGE DRAWINGS .................................................................................................................... 54
15. RECOMMENDED SOLDERING CONDITIONS ................................................................................ 55
APPENDIX A. DEVELOPMENT TOOLS ............................................................................................... 56
APPENDIX B. FUNCTIONAL COMPARISON BETWEEN µPD64A, 65 AND OTHER PRODUCTS .... 57
APPENDIX C. EXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT ................................ 58
Data Sheet U14380EJ2V0DS00
5
5 Page 
µPD64A, 65
Figure 2-4. Data Memory Organization
R1n (high-order 4 bits) R0n (low-order 4 bits)
R0
R10 R00
R1
R11 R01
R2
R12 R02
R3
R13 R03
R4
R14 R04
R5
R15 R05
R6
R16 R06
R7
R17 R07
R8
R18 R08
R9
R19 R09
RA
R1A R0A
RB
R1B R0B
RC
R1C
R0C
RD
R1D
R0D
RE
R1E R0E
RF
R1F R0F
→DP (refer to 2.6 Data Pointer (DP))
→ASR (refer to 2.3 Address Stack Register (ASR (RF)))
2.6 Data Pointer (DP): 11 Bits
The ROM data table can be referenced by setting the ROM address in the data pointer to call the ROM contents.
The low-order 8 bits of the ROM address are specified by R0 of the data memory; and the high-order 3 bits by
bits 4, 5, and 6 of the P3 register (CR0).
When reset, the pointer contents become “000H”.
Figure 2-5. Data Pointer Organization
P3 Register
b6 b5 b4
R10
R00
P3 DP10Note DP9
DP8
DP7 DP6 DP5 DP4 DP3 DP2 DP1 DP0 R0
Note Set DP10 of the µPD64A to "0".
2.7 Accumulator (A): 4 Bits
The accumulator, which refers to a register consisting of 4 bits, plays a leading role in performing various
operations.
When reset, the accumulator contents are left undefined.
Figure 2-6. Accumulator Organization
A3 A2 A1 A0 A
Data Sheet U14380EJ2V0DS00
11
11 Page | ||
| Páginas | Total 30 Páginas | |
| PDF Descargar | [ Datasheet UPD65.PDF ] | |
Hoja de datos destacado
| Número de pieza | Descripción | Fabricantes |
| UPD61012 | MPEG1 Decoder LSI for Video CD | NEC |
| UPD6102G | Multi Purpose Remote Control Transmitter IC | NEC |
| UPD6104C-001 | CMOS LSI for Character Display On Screen | NEC |
| UPD61051 | (UPD61052) MPEG2 Audio / Video Encoder | NEC |
| Número de pieza | Descripción | Fabricantes |
| SLA6805M | High Voltage 3 phase Motor Driver IC. |
 Sanken |
| SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
 Analog Devices |
|
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
| DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |