DataSheet.jp

UPD17705GC の電気的特性と機能

UPD17705GCのメーカーはNECです、この部品の機能は「4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM」です。


製品の詳細 ( Datasheet PDF )

部品番号 UPD17705GC
部品説明 4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM
メーカ NEC
ロゴ NEC ロゴ 




このページの下部にプレビューとUPD17705GCダウンロード(pdfファイル)リンクがあります。
Total 70 pages

No Preview Available !

UPD17705GC Datasheet, UPD17705GC PDF,ピン配置, 機能
DATA SHEET
MOS INTEGRATED CIRCUIT
µ PD17704, 17705, 17707, 17708, 17709
4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED
HARDWARE FOR DIGITAL TUNING SYSTEM
The µPD17704, 17705, 17707, 17708, and 17709 are 4-bit single-chip CMOS microcontrollers containing
hardware for digital tuning systems.
Provided with a wealth of hardware, these microcontrollers are available in many variations of ROM and RAM
capacities to support various applications.
Therefore, a high-performance, multi-function digital tuning system can be configured with only one chip.
In addition, a one-time PROM model, µPD17P709, which can be written only once and therefore is ideal for
program evaluation and small-scale production of a µPD17704, 17705, 17707, 17708, or 17709 system, is also
available.
FEATURES
Program memory (ROM)
General Purpose data
memory (RAM)
µPD17704
µPD17705
µPD17707
16K bytes
24K bytes
(8192 × 16 bits) (12288 × 16 bits)
672 × 4 bits
1120 × 4 bits
µPD17708
µPD17709
32K bytes
(16384 × 16 bits)
1776 × 4 bits
• Instruction execution time
1.78 µs (with fX = 4.5-MHz crystal oscillator)
• PLL frequency synthesizer
Dual modulus prescaler (130 MHz MAX.),
programmable divider, phase comparator, charge
pump
• Abundant peripheral hardware units
General-purpose I/O ports, serial interfaces, A/D
converter, D/A converter (PWM output), BEEP
output, frequency counter
• Many interrupts
External
: 6 sources
Internal
: 6 sources
• Power-ON reset, CE reset, and power failure
detection circuit
• Supply voltage: VDD = 5 V ± 10 %
Unless otherwise specified, the µPD17709 is treated as the representative model in this document.
The information in this document is subject to change without notice.
Document No. U11624EJ2V0DS00 (2nd edition)
Date Published December 1996 N
Printed in Japan
The mark shows major revised points.
©
1996

1 Page





UPD17705GC pdf, ピン配列
µPD17704, 17705, 17707, 17708, 17709
Item
Frequency counter
BEEP output
Part Number
µPD17704
µPD17705
µPD17707
µPD17708
• Intermediate frequency (IF) measurement
P1C0/FMIFC pin: in FMIF mode 10 to 11 MHz
in AMIF mode 0.4 to 0.5 MHz
P1C1/AMIFC pin: in AMIF mode 0.4 to 0.5 MHz
• External gate width measurement
P2A1/FCG1, P2A0/FCG0 pin
2 pins
Output frequency: 1 kHz, 3 kHz, 4 kHz, 6.7 kHz (BEEP0 pin)
67 Hz, 200 Hz, 3 kHz, 4 kHz (BEEP1 pin)
µPD17709
Reset
Standby
Supply voltage
Package
• Power-ON reset (on power application)
• Reset by RESET pin
• Watchdog timer reset
Can be set only once on power application: 65536 instruction, 131072
instruction, or no-use selectable
• Stack pointer overflow/underflow reset
Can be set only once on power application: interrupt stack or address stack
selectable
• CE reset (CE pin low high level)
CE reset delay timing can be set.
• Power failure detection function
• Clock stop mode (STOP)
• Halt mode (HALT)
• PLL operation: VDD = 4.5 to 5.5 V
• CPU operation: VDD = 3.5 to 5.5 V
80-pin plastic QFP (14 × 14 mm, 0.65 mm pitch)
3


3Pages


UPD17705GC 電子部品, 半導体
BLOCK DIAGRAM
P0A0-P0A3 4
P0B0-P0B3 4
P0C0-P0C3 4
P0D0-P0D3 4
P1A0-P1A3 4
P1B0-P1B3 4
P1C0-P1C3 4
P1D0-P1D3 4
P2A0-P2A2 3
P2B0-P2B3 4
P2C0-P2C3 4
P2D0-P2D2 3
P3A0-P3A3 4
P3B0-P3B3 4
P3C0-P3C3 4
P3D0-P3D3 4
Port
AD0/P0D0
AD1/P0D1
AD2/P0D2
AD3/P0D3
AD4/P1C2
AD5/P1C3
PWM0/P1B0
PWM1/P1B1
PWM2/P1B2
A/D
Converter
D/A
Converter
8-bit
Timer3
GND0-GND2
Basic
Timer
µPD17704, 17705, 17707, 17708, 17709
RF
RAM
672 × 4 bits
( µPD17704, 17705)
1120 × 4 bits
( µPD17707, 17708)
1776 × 4 bits
( µPD17709)
SYSREG
ALU
Instruction
Decoder
ROM
8192 × 16 bits
( µPD17704)
12288 × 16 bits
( µPD17705, 17707)
16384 × 16 bits
( µPD17708, 17709)
Program Counter
Stack
CPU
Peripheral
PLL
Serial
Interface0
Serial
Interface1
BEEP
Interrupt
Control
Frequency
Counter
8-bit
Timer0
Gate
Counter
8-bit
Timer1
8-bit
Timer2
OSC
Reset
VCOH
VCOL
EO0
EO1
SO0/P0A0
SCK0/P0A1
SCL/P0A2
SDA/P0A3
SI0/P0B3
SCK1/P0B2
SO1/P0B1
SI1/P0B0
BEEP0/P1D0
BEEP1/P1D1
INT0
INT1
INT2
INT3/P1A2
INT4/P1A3
FCG0/P2A0
FCG1/P2A1
FMIFC/P1C0
AMIFC/P1C1
TM0G/P1A0
XIN
XOUT
CE
RESET
VDD0, VDD1
VCPU
Regulator
REG
6

6 Page



ページ 合計 : 70 ページ
 
PDF
ダウンロード
[ UPD17705GC データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
UPD17705GC

4-BIT SINGLE-CHIP MICROCONTROLLERS WITH DEDICATED HARDWARE FOR DIGITAL TUNING SYSTEM

NEC
NEC


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap