DataSheet.jp

SMP04 の電気的特性と機能

SMP04のメーカーはAnalog Devicesです、この部品の機能は「CMOS Quad Sample-and-Hold Amplifier」です。


製品の詳細 ( Datasheet PDF )

部品番号 SMP04
部品説明 CMOS Quad Sample-and-Hold Amplifier
メーカ Analog Devices
ロゴ Analog Devices ロゴ 




このページの下部にプレビューとSMP04ダウンロード(pdfファイル)リンクがあります。

Total 15 pages

No Preview Available !

SMP04 Datasheet, SMP04 PDF,ピン配置, 機能
a
FEATURES
Four Independent Sample-and-Holds
Internal Hold Capacitors
High Accuracy: 12 Bit
Very Low Droop Rate: 2 mV/s typ
Output Buffers Stable for CL 500 pF
TTL/CMOS Compatible Logic Inputs
Single or Dual Supply Applications
Monolithic Low Power CMOS Design
APPLICATIONS
Signal Processing Systems
Multichannel Data Acquisition Systems
Automatic Test Equipment
Medical and Analytical Instrumentation
Event Analysis
DAC Deglitching
CMOS Quad
Sample-and-Hold Amplifier
SMP04*
FUNCTIONAL BLOCK DIAGRAM
VDD
SMP04
VIN1
S/H1
VIN2
S/H2
VIN3
S/H3
VIN4
S/H4
VSS
VSS
VSS
VSS
VOUT1
VOUT2
VOUT3
VOUT4
DGND
VSS
GENERAL DESCRIPTION
The SMP04 is a monolithic quad sample-and-hold; it has four
internal precision buffer amplifiers and internal hold capacitors.
It is manufactured in ADI’s advanced oxide isolated CMOS
technology to obtain the high accuracy, low droop rate and fast
acquisition time required by data acquisition and signal process-
ing systems. The device can acquire an 8-bit input signal to
± 1/2 LSB in less than four microseconds. The SMP04 can
operate from single or dual power supplies with TTL/CMOS
logic compatibility. Its output swing includes the negative supply.
The SMP04 is ideally suited for a wide variety of sample-and-
hold applications, including amplifier offset or VCA gain adjust-
ments. One or more can be used with single or multiple DACs
to provide multiple setpoints within a system.
The SMP04 offers significant cost and size reduction over
equivalent module or discrete designs. It is available in a
16-lead hermetic or plastic DIP and surface mount SOIC
packages. It is specified over the extended industrial tem-
perature range of –40°C to +85°C.
*Protected by U.S. Patent No. 4,739,281.
REV. D
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 1998

1 Page





SMP04 pdf, ピン配列
SMP04
ABSOLUTE MAXIMUM RATINGS
(TA = +25°C unless otherwise noted)
VDD to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, 17 V
VDD to VSS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –0.7 V, 17 V
VLOGIC to DGND . . . . . . . . . . . . . . . . . . . . . . . . –0.3 V, VDD
VIN to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VSS, VDD
VOUT to DGND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . VSS, VDD
Analog Output Current . . . . . . . . . . . . . . . . . . . . . . . ± 20 mA
(Not Short-Circuit Protected)
Digital Input Voltage to DGND . . . . . . . –0.3 V, VDD + 0.3 V
Operating Temperature Range
EQ, EP, ES . . . . . . . . . . . . . . . . . . . . . . . . –40°C to +85°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . +150°C
Storage Temperature . . . . . . . . . . . . . . . . . . –65°C to +150°C
Lead Temperature (Soldering, 60 sec) . . . . . . . . . . . . +300°C
PIN CONNECTIONS
16-Lead Cerdip
16-Lead Plastic DIP
16-Lead SO
VOUT2 1
16 VDD
VOUT1 2
15 VOUT3
VIN1 3
NC 4
SMP04
14 VOUT4
13 VSS
VIN2
5
TOP VIEW
(Not to Scale) 12
VIN4
S/H1 6
11 VIN3
S/H2 7
DGND 8
10 S/H4
9 S/H3
NC = NO CONNECT
Package Type
JA* JC Units
16-Lead Cerdip
16-Lead Plastic DIP
16-Lead SO
94
76
92
12 °C/W
33 °C/W
27 °C/W
*JA is specified for worst case mounting conditions, i.e., JA is specified for device
in socket for cerdip and plastic DIP packages; JA is specified for device soldered
to printed circuit board for SO package.
CAUTION
1. Stresses above those listed under Absolute Maximum Ratings may cause
permanent damage to the device. This is a stress rating only; function operation
at or above this specification is not implied. Exposure to the above maximum
rating conditions for extended periods may affect device reliability.
2. Digital inputs and outputs are protected; however, permanent damage may
occur on unprotected units from high energy electrostatic fields. Keep units in
conductive foam or packaging at all times until ready to use. Use proper antistatic
handling procedures.
3. Remove power before inserting or removing units from their sockets.
ORDERING GUIDE
Model
SMP04EQ
SMP04EP
SMP04ES
Temperature
Range
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
Package
Description
Cerdip-16
PDIP-16
SO-16
Package
Options*
Q-16
N-16
R-16A
*Q = Cerdip; N = Plastic DIP; R = Small Outline.
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the SMP04 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
REV. D
–3–


3Pages


SMP04 電子部品, 半導体
SMP04
0
–1
–2
VDD = +12V
VSS = 0V
VIN = +5V
RL = 10k
–3
–4
–5
–55 –33 –15 5 25 45 65 85 105 125
TEMPERATURE – ؇C
Figure 10. Offset Voltage vs.
Temperature
7
VSS = 0V
RL =
6
5
+125؇C
4 +25؇C
3
–55؇C
2
1
4 6 8 10 12 14 16 18
VDD – Volts
Figure 11. Supply Current vs. VDD
90
VDD = +12V
80 VSS = 0V
VIN = +6V
70
60
+PSSR
50
40
–PSSR
30
20
10
0
10
100 1k 10k 100k
FREQUENCY – Hz
1M
Figure 12. Sample Mode
Power Supply Rejection
2 90
1 45
00
–1 –45
PHASE
–2 –90
–3 –135
GAIN
–4 –180
–5
100
1k 10k 100k 1M
FREQUENCY – Hz
–225
10M
Figure 13. Gain, Phase Shift vs.
Frequency
35
30
25
20
15
10
5
0
10 100 1k 10k 100k 1M
FREQUENCY – Hz
Figure 14. Output Impedance vs.
Frequency
15
TA = +25؇C
VDD = +6V
12 VSS = –6V
9
6
3
0
10k
100k
1M
FREQUENCY – Hz
10M
Figure 15. Maximum Output Voltage
vs. Frequency
–6– REV. D

6 Page



ページ 合計 : 15 ページ
 
PDF
ダウンロード
[ SMP04 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
SMP04

CMOS Quad Sample-and-Hold Amplifier

Analog Devices
Analog Devices
SMP04EP

CMOS Quad Sample-and-Hold Amplifier

Analog Devices
Analog Devices
SMP04EQ

CMOS Quad Sample-and-Hold Amplifier

Analog Devices
Analog Devices
SMP04ES

CMOS Quad Sample-and-Hold Amplifier

Analog Devices
Analog Devices


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap