|
|
Número de pieza | TDA9851 | |
Descripción | I2C-bus controlled economic BTSC stereo decoder | |
Fabricantes | NXP Semiconductors | |
Logotipo | ||
Hay una vista previa y un enlace de descarga de TDA9851 (archivo pdf) en la parte inferior de esta página. Total 20 Páginas | ||
No Preview Available ! INTEGRATED CIRCUITS
DATA SHEET
TDA9851
I2C-bus controlled economic BTSC
stereo decoder
Product specification
File under Integrated Circuits, IC02
1997 Nov 12
1 page Philips Semiconductors
I2C-bus controlled economic BTSC stereo
decoder
Product specification
TDA9851
PINNING
SYMBOL PIN
DESCRIPTION
SCL
1 serial clock input (I2C-bus)
VCC 2 supply voltage
CPH 3 capacitor for phase detector
CER
4 ceramic resonator
CP1 5 capacitor for pilot detector
CP2 6 capacitor for pilot detector
COMP
7 composite input signal
CMO
CSS
8 capacitor DC-decoupling mono
9 capacitor DC-decoupling stereo
RFR 10 resistor for filter reference
n.c. 11 not connected
OUTL
12 output, left channel
OUTR
13 output, right channel
Vref
VCAP
14 reference voltage 0.5VCC
15
capacitor for electronic filtering of
supply
CAV 16 automatic volume control capacitor
TW 17 capacitor timing
CW
18
capacitor for VCA and band-pass filter
lower corner frequency
BPU
19
band-pass filter upper corner
frequency
FDO
20 fixed de-emphasis output
FDI 21 fixed de-emphasis input
AGND
22 analog ground
DGND 23 digital ground
SDA
24 serial data input/output (I2C-bus)
handbook, halfpage
SCL 1
24 SDA
VCC 2
CPH 3
CER 4
23 DGND
22 AGND
21 FDI
CP1 5
20 FDO
CP2 6
COMP 7
19 BPU
TDA9851
18 CW
CMO 8
17 TW
CSS 9
16 CAV
RFR 10
15 VCAP
n.c. 11
14 Vref
OUTL 12
13 OUTR
MHA968
Fig.2 Pin configuration.
1997 Nov 12
5
5 Page Philips Semiconductors
I2C-bus controlled economic BTSC stereo
decoder
Product specification
TDA9851
Table 6 Function of the bits in Table 5
BITS
FUNCTION
STEREO
mode selection stereo or mono
GMU
mute control OUTL and OUTR
AVLON
AVL on/off
CCD
increased AVL decay current on/off
AT1 and AT2 attack time at AVL
Table 7 Mode setting
FUNCTION MODE
OUTL OUTR
Left right
Mono
mono
Mono
mono
Mono
mono
READABLE BIT SETTING BIT
STP STEREO
1 (stereo
received)
1 (stereo
received)
0 (no stereo
received)
0 (no stereo
received)
1
0
1
0
Table 9 AVLON bit setting
FUNCTION
Automatic volume control on
Automatic volume control off
DATA
1
0
Table 10 CCD bit setting
FUNCTION
Load current for normal AVL decay time
Increased load current
DATA
0
1
Table 11 AVL attack time
Ratt
(Ω)
420
730
1 200
2 100
DATA
AT1 AT2
00
10
01
11
Table 8 Mute setting
FUNCTION
Forced mute at OUTR and OUTL
No forced mute at OUTR and OUTL
DATA
GMU
1
0
1997 Nov 12
11
11 Page |
Páginas | Total 20 Páginas | |
PDF Descargar | [ Datasheet TDA9851.PDF ] |
Número de pieza | Descripción | Fabricantes |
TDA9850 | I2C-bus controlled BTSC stereo/SAP decoder | NXP Semiconductors |
TDA9851 | I2C-bus controlled economic BTSC stereo decoder | NXP Semiconductors |
TDA9852 | I2C-bus controlled BTSC stereo/SAP decoder and audio processor | NXP Semiconductors |
TDA9853H | I2C-bus controlled economic BTSC stereo decoder and audio processor | NXP Semiconductors |
Número de pieza | Descripción | Fabricantes |
SLA6805M | High Voltage 3 phase Motor Driver IC. |
Sanken |
SDC1742 | 12- and 14-Bit Hybrid Synchro / Resolver-to-Digital Converters. |
Analog Devices |
DataSheet.es es una pagina web que funciona como un repositorio de manuales o hoja de datos de muchos de los productos más populares, |
DataSheet.es | 2020 | Privacy Policy | Contacto | Buscar |