DataSheet.jp

UPD72001G-A8-22 の電気的特性と機能

UPD72001G-A8-22のメーカーはNECです、この部品の機能は「MULTI-PROTOCOL SERIAL CONTROLLERS」です。


製品の詳細 ( Datasheet PDF )

部品番号 UPD72001G-A8-22
部品説明 MULTI-PROTOCOL SERIAL CONTROLLERS
メーカ NEC
ロゴ NEC ロゴ 




このページの下部にプレビューとUPD72001G-A8-22ダウンロード(pdfファイル)リンクがあります。

Total 30 pages

No Preview Available !

UPD72001G-A8-22 Datasheet, UPD72001G-A8-22 PDF,ピン配置, 機能
DATA SHEET
MOS INTEGRATED CIRCUIT
µPD72001-11, 72001-A8
MULTI-PROTOCOL SERIAL CONTROLLERS
DESCRIPTION
The µPD72001-11 is an MPSC (Multi-Protocol Serial Controller) which is a general-purpose communication LSI
equipped with two sets of bidirectional parallel/serial converter circuits for data communication. This controller has
a transmitter function to convert the parallel data output by a data terminal into serial data and transmit this data to
a data transmission system such as a modem, and a receiver function to convert the serial data output by the data
transmission system into parallel data.
The MPSC can be used with data communications equipment with a variety of communication modes such as the
generally and widely used start-stop synchronization mode, and the HDLC mode which is used for high-speed
communication.
The µPD72001-A8 is a low-voltage model.
For this product, the following documents are separately available. Read these documents as well as this Data
Sheet.
• User’s Manual (S12472E)
(I) (S12753E)
• Application Notes (II) (On preparation)
(III) (On preparation)
FEATURES
• Two sets of parallel/serial circuits supporting three modes: start-stop synchronization, character synchronization,
and bit synchronization modes
Easy application to a system supporting two or more communication protocols such as a protocol converter or
ISDN terminal adapter
• DPLL (Digital Phase Locked Loop), baud rate generator, and crystal oscillation circuit for transmission/reception
clock
Helps reduce cost by decreasing the number of external circuits
• Many variations with power-saving features and small package size
Easy application to portable terminals and high-accuracy portable terminals
The features common to the µPD72001-11 and 72001-A8 are explained as the features of the MPSC in this
document.
The information in this document is subject to change without notice.
Document No. S12184EJ7V0DS00 (7th edition)
Date Published November 1997 N
Printed in Japan
The mark shows major revised points.
©
1997

1 Page





UPD72001G-A8-22 pdf, ピン配列
SPECIFICATIONS
Item
Part number
Supply voltage
System clock frequency
Maximum transfer rate
Process
Internal circuit
Communication protocol
Processing data format
µPD72001-11, 72001-A8
Specifications
µPD72001-11
µPD72001-A8
5 V ±10 %
3.3 V ±0.3 V
11 MHz MAX.
8 MHz MAX. (at TA = –10 to +70 °C)
7.14 MHz MAX. (at TA = –40 to +85 °C)
2.2 Mbps
1.6 Mbps (at TA = –10 to +70 °C)
1.43 Mbps (at TA = –40 to +85 °C)
CMOS
Parallel/serial converter circuit: Full-duplex channel × 2
Transmit buffer : Double
Receive buffer : Quadruple
Interrupt control function
DMA request signal output: 2 for transmission, 2 for reception
Overrun error detection
DPLL
Baud rate generator
Crystal oscillation circuit for transmission/reception clock generation
Self-loopback test function
Standby function
General-purpose I/O pin: 4 pins × 2
Start-stop
synchronization
Character bit length: 5, 6, 7, 8
Stop bit length: 1, 1.5, 2
Clock rate: ×1, ×16, ×32, ×64
Parity generation, check
Framing error detection
Break generation, detection
COP
(Character
Oriented
Protocol)
Operation mode: Mono-sync, Bi-sync, External sync
Character bit length: 5, 6, 7, 8
SYNC character bit length: 6, 8
Character synchronization: Internal/external
BCS (Block Check Sequence) generation, check:
CRC-16
CRC-CCITT
Parity generation, check
SYNC character automatic transmission, detection, rejection
BOP
(Bit Oriented
Protocol)
Operation mode:
HDLC (High-level Data Link Control)
SDLC (Synchronous Data Link Control)
SDLC Loop
Flag transmission, detection
Zero insertion, rejection
Address field detection (1 byte)
FCS (Frame Check Sequence) generation, detection
Short frame detection
Abort automatic transmission, detection
Idle detection
Go Ahead detection
Transmit number data control
Encode/decode of NRZ (Non-Return to Zero)
Encode/decode of NRZI (Non-Return to Zero Inverted)
Encode/decode of FM (Frequency Modulation)
Decode in Manchester mode
3


3Pages


UPD72001G-A8-22 電子部品, 半導体
System CLK
CLK/Stby
CLK
Cont.
D7-0
RD
WR
C/D
B/A
RESET
DRQRXA
DRQTXA
DTRB/DRQRXB
DTRA/DRQTXB
INT
INTAK
PRI
PRO
DB
Buf.
RD/WR
Cont.
DMA
Cont.
INT
Cont.
Interface
Cont.
Ch.B
Internal Bus
CR
0-5
10-15
Cont.
Sign.
BRG
-H,L
SR
12-15
TXRX CLK
BRG
DPLL
CR/SR
8-9
SR0
0-3 4-7
SR1-4
10-11
RX
Buf.
CR TX
6-7 Buf.
RXCLK
TXCLK
TXRX CLK
Cont.
OSC
TXRX Cont.
Transmitter
Receiver
Ch.A

6 Page



ページ 合計 : 30 ページ
 
PDF
ダウンロード
[ UPD72001G-A8-22 データシート.PDF ]


データシートを活用すると、その部品の主な機能と仕様を詳しく理解できます。 ピン構成、電気的特性、動作パラメータ、性能を確認してください。


共有リンク

Link :


部品番号部品説明メーカ
UPD72001G-A8-22

MULTI-PROTOCOL SERIAL CONTROLLERS

NEC
NEC


www.DataSheet.jp    |   2020   |  メール    |   最新    |   Sitemap